{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T21:32:12Z","timestamp":1755034332099},"reference-count":95,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"National Science Foundation","award":["CNS-1205493"],"award-info":[{"award-number":["CNS-1205493"]}]},{"name":"University of California, Santa Cruz, Open Access Fund"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2014]]},"DOI":"10.1109\/access.2014.2323233","type":"journal-article","created":{"date-parts":[[2014,5,14]],"date-time":"2014-05-14T18:01:51Z","timestamp":1400090511000},"page":"577-601","source":"Crossref","is-referenced-by-count":19,"title":["Confronting the Variability Issues Affecting the Performance of Next-Generation SRAM Design to Optimize and Predict the Speed and Yield"],"prefix":"10.1109","volume":"2","author":[{"given":"Jeren","family":"Samandari-Rad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Guthaus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Hughey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/1278480.1278573","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"wenping wang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796494"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669169"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785498"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"ref39","year":"2009","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"ref78","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1088\/1742-5468\/2010\/04\/P04025","article-title":"Logarithmic behavior of the degradation dynamics of metal-oxide-semiconductor devices","volume":"2010","author":"silva","year":"2010","journal-title":"J Statist Mech"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330572"},{"key":"ref33","author":"rabaey","year":"2008","journal-title":"Digital Integrated Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.20"},{"key":"ref31","article-title":"Design and analysis of robust variability-aware SRAM to predict optimal access-time to achieve yield enhancement in future nano-scaled CMOS","author":"samandari-rad","year":"2012"},{"key":"ref30","article-title":"Design and analysis of power supply networks","author":"blaauw","year":"2005","journal-title":"Electronic Design Automation for Integrated Circuits Handbook"},{"key":"ref37","first-page":"286","article-title":"SRAM bit-line electromigration mechanism and its prevention scheme","author":"guan","year":"0","journal-title":"Proc 14th ISQED"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.35"},{"key":"ref35","article-title":"Microelectronics reliability: Physics-of-failure based modeling and lifetime evaluation","author":"white","year":"2008"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269295"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763151"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"ref28","year":"2010","journal-title":"Solido Design Releases Worldwide Variation-Aware Custom IC design Survey Results"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609445"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref65","first-page":"730","article-title":"Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance","author":"kunhyuk","year":"0","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147115"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594264"},{"key":"ref69","first-page":"39","article-title":"Variation-aware supply voltage assignment for minimizing circuit degradation and leakage","author":"xiaoming","year":"0","journal-title":"Proc 14th ACM\/IEEE ISLPED"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187541"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.823443"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"ref24","year":"2014","journal-title":"Variability Expedition"},{"key":"ref23","year":"2012","journal-title":"ITRS"},{"key":"ref26","year":"2011","journal-title":"ASU Predictive Technology Model (PTM)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541943"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509584"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2014.80"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6531972"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672007"},{"key":"ref92","article-title":"Comparison study of future on-chip interconnects for high performance VLSI applications","author":"kyung-hoae","year":"2011"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283826"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630114"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.833592"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356538"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228388"},{"key":"ref54","first-page":"560","author":"patterson","year":"1998","journal-title":"Large and fast Exploiting memory hierarchy"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2012426"},{"key":"ref52","first-page":"411","article-title":"Mitigating soft error failures for multimedia applications by selective data protection","author":"lee","year":"0","journal-title":"Proc Int Conf CASES"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref40","first-page":"423","article-title":"Electrical modeling of lithographic imperfections","author":"tuck-boon","year":"0","journal-title":"Proc 23rd Int Conf VLSID"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2218605"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993112"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.24"},{"key":"ref15","first-page":"16","article-title":"Path-based statistical timing analysis considering inter and intra-die correlations","author":"agarwal","year":"0","journal-title":"Proc ACM\/IEEE TAU"},{"key":"ref82","article-title":"Transistor aging","author":"keane","year":"2011","journal-title":"IEEE Spectrum"},{"key":"ref16","article-title":"Latency adaptation of multiported register files to mitigate the impact of process variations","author":"liang","year":"0","journal-title":"Proc Workshop ASGI"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/4.148323"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2006.56"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165064"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1126\/science.1185509"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479707"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2031789"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429478"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391498"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419069"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2012.2214482"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419068"},{"key":"ref7","first-page":"683","article-title":"Modeling of power delivery into 3D chips on silicon interposer","author":"zheng","year":"0","journal-title":"Proc IEEE 62nd ECTC"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003511"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244119"},{"key":"ref88","first-page":"493","article-title":"An analytical model for negative bias temperature instability","author":"kumar","year":"0","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref46","article-title":"Bitsquatting: DNS hijacking without exploitation","author":"dinaburg","year":"2011"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2264937"},{"key":"ref48","first-page":"69","article-title":"Soft errors impact on system reliability","author":"mastipuram","year":"0","journal-title":"Proc EDN"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016665"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146928"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.12.004"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.911072"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/6705689\/06815646.pdf?arnumber=6815646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:39Z","timestamp":1642004919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6815646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"references-count":95,"URL":"https:\/\/doi.org\/10.1109\/access.2014.2323233","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014]]}}}