{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:16Z","timestamp":1759147396739},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2015]]},"DOI":"10.1109\/access.2016.2514398","type":"journal-article","created":{"date-parts":[[2016,1,4]],"date-time":"2016-01-04T19:08:03Z","timestamp":1451934483000},"page":"3089-3101","source":"Crossref","is-referenced-by-count":16,"title":["Design Flow and Characterization Methodology for Dual Mode Logic"],"prefix":"10.1109","volume":"3","author":[{"given":"Viacheslav","family":"Yuzhaninov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Itamar","family":"Levi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606644"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288621"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800518"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511541162"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271959"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.03.005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2013.2262015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2334793"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2257902"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-71713-5","author":"rabaey","year":"2009","journal-title":"Low Power Design Essentials"},{"key":"ref4","first-page":"1","article-title":"Dynamic logic: Clocked and asynchronous","author":"williams","year":"1996","journal-title":"Proc IEEE Int Solid State Circuits Conf Tuts"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051786"},{"key":"ref6","author":"hachtel","year":"2006","journal-title":"Logic Synthesis and Verification Algorithms"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051937"},{"key":"ref8","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1201\/9781439897324","author":"lin","year":"2011","journal-title":"Introduction to VLSI Systems A Logic Circuit and System Perspective"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2010.5662107"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.1999.760480"},{"key":"ref1","volume":"2","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref20","author":"chartrand","year":"2006","journal-title":"Introduction to Graph Theory"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347969"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511852008"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.641690"},{"key":"ref23","year":"2007","journal-title":"Liberty User Guides Reference Manual Suite"},{"key":"ref25","author":"bhasker","year":"2009","journal-title":"Static Timing Analysis for Nanometer Designs"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/7042252\/07370913.pdf?arnumber=7370913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:26:31Z","timestamp":1642004791000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7370913\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/access.2016.2514398","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}