{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T23:20:30Z","timestamp":1778023230195,"version":"3.51.4"},"reference-count":65,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/legalcode"}],"funder":[{"name":"EPSRC, Swindon, U.K.","award":["EP\/J015520\/1"],"award-info":[{"award-number":["EP\/J015520\/1"]}]},{"name":"EPSRC, Swindon, U.K.","award":["EP\/L010550\/1"],"award-info":[{"award-number":["EP\/L010550\/1"]}]},{"name":"TSB, Swindon, U.K.","award":["TS\/L009390\/1"],"award-info":[{"award-number":["TS\/L009390\/1"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2016]]},"DOI":"10.1109\/access.2016.2599408","type":"journal-article","created":{"date-parts":[[2016,8,10]],"date-time":"2016-08-10T16:02:59Z","timestamp":1470844979000},"page":"5452-5473","source":"Crossref","is-referenced-by-count":28,"title":["1.5 Gbit\/s FPGA Implementation of a Fully-Parallel Turbo Decoder Designed for Mission-Critical Machine-Type Communication Applications"],"prefix":"10.1109","volume":"4","author":[{"given":"An","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Hailes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert G.","family":"Maunder","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2636-5214","authenticated-orcid":false,"given":"Lajos","family":"Hanzo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2015.2488661"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2015.2450208"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055250"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075390"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2010.07.001"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCRD.2010.186"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2515719"},{"key":"ref36","first-page":"88","article-title":"A 2.48 Gb\/s FPGA-based QC-LDPC decoder: An algorithmic compiler implementation","author":"mhaske","year":"2015","journal-title":"Proc 36th IEEE Sarnoff Symp"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.168"},{"key":"ref34","first-page":"284c","article-title":"A 1 Gbps LTE-advanced turbo-decoder ASIC in 65 nm CMOS","author":"belfanti","year":"2013","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378073"},{"key":"ref62","year":"2015","journal-title":"Turbo IP Core—User Guide"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.3"},{"key":"ref63","year":"2014","journal-title":"LogiCORE IP 3GPP Mixed Mode Turbo Product Guide"},{"key":"ref28","first-page":"1061","article-title":"FPGA implementation of nonbinary quasi-cyclic LDPC decoder based on EMS algorithm","author":"sun","year":"2009","journal-title":"Proc Int Conf Commun Circuits Syst"},{"key":"ref64","year":"2015","journal-title":"LTE Evolved Universal Terrestrial Radio Access (E-UTRA) User Equipment (UE) Radio Access Capabilities"},{"key":"ref27","first-page":"98","article-title":"FPGA implementation of high-speed parallel maximum a posteriori (MAP) decoders","author":"del barco","year":"2009","journal-title":"Proc Argentine School Micro-Nanoelectron Technol Appl (EAMTA)"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.84"},{"key":"ref29","first-page":"1420","article-title":"A 150 Mbit\/s 3GPP LTE turbo code decoder","author":"may","year":"2010","journal-title":"Proc Conf Des Autom Test Eur"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2015.2448692"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/25.901892"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.784098"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012851"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2001.986881"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2005.1416231"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2002.1010133"},{"key":"ref26","first-page":"288","article-title":"A 188-size 2.1 mm2 reconfigurable turbo decoder chip with parallel architecture for 3GPP LTE system","author":"wong","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref25","first-page":"4","article-title":"A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA","author":"cui","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/26.966047"},{"key":"ref51","first-page":"351","article-title":"Advanced implementation issues of turbo-decoders","author":"worm","year":"2000","journal-title":"Proc 5th Int Symp Turbo Codes and Related Topics"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2013.6637296"},{"key":"ref58","first-page":"100","year":"2009","journal-title":"Summary of Virtex-S FPGA Features"},{"key":"ref57","year":"2013","journal-title":"Quartus II Handbook Version 13 0"},{"key":"ref56","first-page":"38","article-title":"A practical parallel CRC generation method","author":"stavinov","year":"2010","journal-title":"Feature Article"},{"key":"ref55","first-page":"9761","article-title":"An efficient technique for parallel CRC generation","volume":"3","author":"janakiram","year":"2014","journal-title":"International Journal of Computational Engineering Science"},{"key":"ref54","first-page":"100","year":"2014","journal-title":"Altera Product Catalog"},{"key":"ref53","year":"2008","journal-title":"RAM Megafunction User Guide"},{"key":"ref52","year":"2014","journal-title":"ALTPLL (Phase-Locked Loop) IP Core User Guide"},{"key":"ref10","first-page":"2","article-title":"Performance and complexity comparison of low density parity check codes and turbo codes","author":"fagervik","year":"2003","journal-title":"Proc Norwegian Signal Process Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTCF.2006.285"},{"key":"ref40","year":"2004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2014.6955117"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2015.2510381"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2013.6732316"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.16"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2012.6380703"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2177104"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/ett.4460080202"},{"key":"ref19","first-page":"21","article-title":"A 2.15 GBit\/s turbo code decoder for LTE advanced base station applications","author":"ilnseher","year":"2012","journal-title":"Proc 7th Int Symp Turbo Codes Iterative Inf Process"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003164"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884172"},{"key":"ref6","year":"2012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2013.013013.00079"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2014.6815890"},{"key":"ref7","year":"2013","journal-title":"LTE Evolved Universal Terrestrial Radio Access (E-UTRA) Multiplexing and Channel Coding"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965558"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCW.2015.7247339"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/26.539767"},{"key":"ref45","first-page":"1763","article-title":"New channel coding achievable bounds","volume":"5","author":"polyanskiy","year":"2008","journal-title":"Proc IEEE Intl Symp Inf Theory"},{"key":"ref48","first-page":"1683","article-title":"The influence of quantization and fixed point arithmetic upon the BER performance of turbo codes","volume":"2","author":"wu","year":"1999","journal-title":"Proc IEEE 49th Veh Technol Conf"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1995.524253"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2010.2040398"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1948.tb00917.x"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2010.5513245"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2010.2043769"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/7419931\/07539551.pdf?arnumber=7539551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:42:02Z","timestamp":1641987722000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7539551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":65,"URL":"https:\/\/doi.org\/10.1109\/access.2016.2599408","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}