{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T15:58:59Z","timestamp":1782835139264,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corp","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1109\/access.2017.2661582","type":"journal-article","created":{"date-parts":[[2017,2,7]],"date-time":"2017-02-07T20:44:46Z","timestamp":1486500286000},"page":"1900-1910","source":"Crossref","is-referenced-by-count":64,"title":["Virtualized Execution Runtime for FPGA Accelerators in the Cloud"],"prefix":"10.1109","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8050-0042","authenticated-orcid":false,"given":"Mikhail","family":"Asiatici","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nithin","family":"George","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kizheppatt","family":"Vipin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0568-5048","authenticated-orcid":false,"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paolo","family":"Ienne","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645504"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"ref11","article-title":"FreeRTOS reference manual: API functions configuration options","author":"barry","year":"2009"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927507"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927454"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.68"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/B:AIRE.0000045502.10941.a9"},{"key":"ref17","first-page":"219","article-title":"A unified notion of outliers: Properties and computation","author":"knorr","year":"1997","journal-title":"Proc KDD"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577381"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"ref4","article-title":"An introduction to POWER8 processor","author":"tendler","year":"0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1462586.1462590"},{"key":"ref3","article-title":"Intel Xeon+FPGA platform for the data center","author":"gupta","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380686"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645564"},{"key":"ref2","first-page":"1","article-title":"Heterogeneity-aware resource allocation and scheduling in the cloud","author":"lee","year":"2011","journal-title":"Proc HotCloud"},{"key":"ref9","first-page":"1","article-title":"SysAlloc: A hardware manager for dynamic memory allocation in heterogeneous systems","author":"xue","year":"2015","journal-title":"Proc Int Conf Field Program Logic Appl (FPL)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2010.69"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2011.6032987"},{"key":"ref22","author":"francisco","year":"2011","journal-title":"The Netezza Data Appliance Architecture A Platform for High Performance DataWarehousing and Analytics"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339242"},{"key":"ref24","first-page":"163","article-title":"Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip","author":"williams","year":"2004","journal-title":"Proc Int Conf Eng Reconfigurable Syst Algorithms (ERSA)"},{"key":"ref23","first-page":"1","article-title":"SDA: Software-defined accelerator for large-scale DNN systems","author":"ouyang","year":"2014","journal-title":"Proc IEEE Hot Chips Symp (HCS)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-014-0884-1"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2314390"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/7859429\/07840018.pdf?arnumber=7840018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:59:32Z","timestamp":1633921172000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7840018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/access.2017.2661582","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017]]}}}