{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,20]],"date-time":"2025-09-20T19:48:46Z","timestamp":1758397726266,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"Xilinx Inc."},{"DOI":"10.13039\/501100000780","name":"European Commission through the ECOSCALE Project","doi-asserted-by":"publisher","award":["H2020-ICT-671632"],"award-info":[{"award-number":["H2020-ICT-671632"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2017]]},"DOI":"10.1109\/access.2017.2750923","type":"journal-article","created":{"date-parts":[[2017,9,11]],"date-time":"2017-09-11T18:12:05Z","timestamp":1505153525000},"page":"18953-18974","source":"Crossref","is-referenced-by-count":12,"title":["Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis"],"prefix":"10.1109","volume":"5","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3048-5112","authenticated-orcid":false,"given":"Liang","family":"Ma","sequence":"first","affiliation":[]},{"given":"Luciano","family":"Lavagno","sequence":"additional","affiliation":[]},{"given":"Mihai Teodor","family":"Lazarescu","sequence":"additional","affiliation":[]},{"given":"Arslan","family":"Arif","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","first-page":"4","article-title":"Pyramidal implementation of the affine lucas kanade feature tracker description of the algorithm","volume":"5","author":"bouguet","year":"2001","journal-title":"Intel Corp"},{"key":"ref30","first-page":"674","article-title":"An iterative image registration technique with an application to stereo vision","author":"lucas","year":"1981","journal-title":"Proc 7th Int Joint Conf Artif Intell"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993609"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.52"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1145\/1669112.1669178","article-title":"Adaptive line placement with the set balancing cache","author":"rol\u00e1n","year":"2009","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689083"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2009.5289226"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.35"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950421"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.13"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555804"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380764"},{"journal-title":"SDAccel Environment Optimization Guide","year":"2017","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/WSCAR.2016.8"},{"key":"ref3","first-page":"2333","article-title":"A high utilization rate routing algorithm for modern FPGA","author":"xie","year":"2008","journal-title":"Proc 7th Int Conf Solid-State and Integrated Circuits Technology (ICSICT)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EMS.2016.036"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160931"},{"journal-title":"High-Level Synthesis Blue Book","year":"2010","author":"fingeroff","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689073"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2671881"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/71.993206"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455230"},{"key":"ref1","first-page":"10","article-title":"Computing’s energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393141"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046204"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1058129.1058148"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.15439\/2016F327"},{"journal-title":"Overload the Brackets Operator to Perform Complex Operations","year":"2014","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0022-2836(81)90087-5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161005"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/7859429\/08030985.pdf?arnumber=8030985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T17:28:28Z","timestamp":1659461308000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8030985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/access.2017.2750923","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2017]]}}}