{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:16:26Z","timestamp":1759331786142,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/3.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61574033","61774038","61504065"],"award-info":[{"award-number":["61574033","61774038","61504065"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National High Technology Research and Development Program of China","award":["2015AA016601"],"award-info":[{"award-number":["2015AA016601"]}]},{"name":"National Science and Technology Major Project","award":["2014ZX01030-101"],"award-info":[{"award-number":["2014ZX01030-101"]}]},{"DOI":"10.13039\/501100003995","name":"Natural Science Foundation of Anhui province","doi-asserted-by":"publisher","award":["1608085QF158"],"award-info":[{"award-number":["1608085QF158"]}],"id":[{"id":"10.13039\/501100003995","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003995","name":"College Natural Science Foundation of Anhui province","doi-asserted-by":"publisher","award":["KJ2015A15"],"award-info":[{"award-number":["KJ2015A15"]}],"id":[{"id":"10.13039\/501100003995","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/access.2017.2759802","type":"journal-article","created":{"date-parts":[[2017,10,5]],"date-time":"2017-10-05T18:13:55Z","timestamp":1507227235000},"page":"138-145","source":"Crossref","is-referenced-by-count":5,"title":["A Low-Overhead Timing Monitoring Technique for Variation-Tolerant Near-Threshold Digital Integrated Circuits"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5520-1326","authenticated-orcid":false,"given":"Weiwei","family":"Shan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinning","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minyi","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Wan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TVLSI.2016.2587810"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISQED.2013.6523631"},{"key":"ref12","first-page":"1","article-title":"Adaptive clocking with dynamic power gating for mitigating energy efficiency & performance impacts of fast voltage droop in a 22 nm graphics execution core","author":"cho","year":"2016","journal-title":"Proc IEEE Symp (VLSI Circuits)"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TVLSI.2009.2022531"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCSI.2013.2268272"},{"key":"ref15","first-page":"106","article-title":"Adaptive clocking system for improved power efficiency in a 28 nm \n$\\times86$\n–64 microprocessor","author":"grenat","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ISSCC.2017.7870452"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1049\/el.2016.0091"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TCSII.2014.2362791"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TCSI.2014.2380691"},{"key":"ref4","first-page":"264","article-title":"Razor-lite: A side-channel error-detection register for timing-margin recovery in 45 nm SOI CMOS","author":"kim","year":"2013","journal-title":"ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/JSSC.2008.2007145"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISSCC.2016.7417956"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2010.2089657"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ASSCC.2013.6690999"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/JSSC.2015.2418713"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2228360.2228536"},{"key":"ref1","first-page":"66","article-title":"A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS","author":"jain","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/JSSC.2007.896695"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TVLSI.2014.2377573"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TC.2012.190"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8274985\/08058434.pdf?arnumber=8058434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:26:21Z","timestamp":1642004781000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8058434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/access.2017.2759802","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2018]]}}}