{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T16:48:46Z","timestamp":1770223726836,"version":"3.49.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"Basic Science Research Program through the National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","award":["2015R1D1A1A01059186"],"award-info":[{"award-number":["2015R1D1A1A01059186"]}],"id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/access.2017.2778340","type":"journal-article","created":{"date-parts":[[2017,11,29]],"date-time":"2017-11-29T19:37:45Z","timestamp":1511984265000},"page":"11242-11254","source":"Crossref","is-referenced-by-count":29,"title":["Bandwidth-Constrained Multi-Objective Segmented Brute-Force Algorithm for Efficient Mapping of Embedded Applications on NoC Architecture"],"prefix":"10.1109","volume":"6","author":[{"given":"Sarzamin","family":"Khan","sequence":"first","affiliation":[]},{"given":"Sheraz","family":"Anjum","sequence":"additional","affiliation":[]},{"given":"Usman Ali","family":"Gulzari","sequence":"additional","affiliation":[]},{"given":"Tariq","family":"Umer","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9824-1950","authenticated-orcid":false,"given":"Byung-Seo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/INA-OCMC.2015.9"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1587\/elex.14.20170769"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"194","DOI":"10.3923\/jse.2017.194.201","article-title":"Hybrid quantum genetic algorithm used for low-power mapping in network-on-chip","volume":"11","author":"liu","year":"2017","journal-title":"J Softw Eng"},{"key":"ref30","article-title":"Comparative analysis of network-on-chip simulation tools","author":"khan","year":"2017","journal-title":"IET Comput Digit Techn"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2589934"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/TCAD.2015.2422843","article-title":"An efficient application mapping approach for the co-optimization of reliability, energy, and performance in reconfigurable NoC architectures","volume":"34","author":"wu","year":"2015","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICAICT.2009.5372524"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364574"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.10.001"},{"key":"ref13","first-page":"317","article-title":"A new binomial mapping and optimization algorithm for reduced-complexity mesh-based on-chip network","author":"shen","year":"2007","journal-title":"Proc NOCS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CMC.2010.38"},{"key":"ref15","first-page":"91","article-title":"Genetic algorithm based mapping and routing approach for network on chip architectures","volume":"19","author":"fen","year":"2010","journal-title":"Chin J Electron"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2009.5335684"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"ref19","first-page":"180","article-title":"A two-step genetic algorithm for mapping task graphs to a network on chip architecture","author":"lei","year":"2003","journal-title":"Proc Euromicro Symp Digit Syst Design"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.851989"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/509465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0184"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.11.013"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645224"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0167590"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","first-page":"452","article-title":"Optimized simulated annealing for network-on-chip application mapping","author":"radu","year":"2011","journal-title":"Proc 18th Int Conf Control Syst Comput Sci"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2004.241215"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538763"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2011.5750275"},{"key":"ref23","first-page":"17","article-title":"Application mapping of mesh based-NoC using multi-objective genetic algorithm","volume":"30","author":"jena","year":"2012","journal-title":"J Inf Syst Commun"},{"key":"ref26","article-title":"NoCTweak: A highly parameterizable simulator for early exploration of performance and energy of networks on-chip","author":"tran","year":"2012"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2008.4606313"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8274985\/08123912.pdf?arnumber=8123912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:00:19Z","timestamp":1633921219000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8123912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/access.2017.2778340","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}