{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:18:02Z","timestamp":1740169082555,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"Intel\u2019s Middle East Energy Efficiency Research Program"},{"DOI":"10.13039\/100007688","name":"University Research Board, American University of Beirut","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007688","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/access.2017.2788921","type":"journal-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T19:09:22Z","timestamp":1514833762000},"page":"9570-9584","source":"Crossref","is-referenced-by-count":2,"title":["A Loop-Based Methodology for Reducing Computational Redundancy in Workload Sets"],"prefix":"10.1109","volume":"6","author":[{"given":"Elie M.","family":"Shaccour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8316-1330","authenticated-orcid":false,"given":"Mohammad M.","family":"Mansour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Instruction Latencies and Throughput for AMD and Intel x86 Processors Version","year":"2017","author":"granlund","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2010.5495184"},{"journal-title":"Finite Difference Solver Developed Internally","year":"2010","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400115"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.36"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310787"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990748"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242554"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.56"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302733"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"ref18","first-page":"1","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proc Workshop Modeling Benchmarking and Simulation (MoBS 05)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188677"},{"journal-title":"LAMMPS a Large-scale Atomic\/Molecular Massively Parallel Simulator","year":"2007","author":"plimpton","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"article-title":"Unstructured adaptive (UA) NAS parallel benchmark, version 1. o","year":"2004","author":"feng","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2248418.2248432"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636090"},{"journal-title":"Mantevo Project","year":"2013","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1525996"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250713"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/872726.806987"},{"volume":"1","journal-title":"64 and IA-32 Architectures Software Developer's Manual","year":"2013","key":"ref22"},{"journal-title":"Valgrind an open-source memory debugger for x86-gnu\/linux","year":"2004","author":"seward","key":"ref21"},{"article-title":"The landscape of parallel computing research: A view from berkeley","year":"2006","author":"asanovic","key":"ref24"},{"journal-title":"Instruction Latencies and Throughput for AMD and Intel x86 Processors Version","year":"2015","author":"granlund","key":"ref23"},{"journal-title":"Intel C++ Compiler Composer XE Suite 2011","year":"2011","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1656274.1656278"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8274985\/08244272.pdf?arnumber=8244272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:00:21Z","timestamp":1633921221000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8244272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/access.2017.2788921","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2018]]}}}