{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,2]],"date-time":"2026-02-02T21:05:14Z","timestamp":1770066314067,"version":"3.49.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"National Science and Technology Major Project","award":["2016ZX02301003"],"award-info":[{"award-number":["2016ZX02301003"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61574056"],"award-info":[{"award-number":["61574056"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704056"],"award-info":[{"award-number":["61704056"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shanghai Sailing Program","award":["YF1404700"],"award-info":[{"award-number":["YF1404700"]}]},{"DOI":"10.13039\/501100003399","name":"Science and Technology Commission of Shanghai Municipality","doi-asserted-by":"publisher","award":["14DZ2260800"],"award-info":[{"award-number":["14DZ2260800"]}],"id":[{"id":"10.13039\/501100003399","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/access.2018.2822672","type":"journal-article","created":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T00:19:41Z","timestamp":1522973981000},"page":"19752-19761","source":"Crossref","is-referenced-by-count":13,"title":["Analytical Parameter Extraction for Small-Signal Equivalent Circuit of 3D FinFET Into Sub-THz Range"],"prefix":"10.1109","volume":"6","author":[{"given":"Muyang","family":"Qin","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3783-2885","authenticated-orcid":false,"given":"Yabin","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Xiaojin","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yanling","family":"Shi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2006.09.006"},{"key":"ref11","first-page":"265","article-title":"High-frequency multi-bias small-signal neural modeling for FinFET","author":"marinkovi?","year":"2012","journal-title":"Proc 28th Int Conf Microelectron"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.869946"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20057665"},{"key":"ref14","first-page":"85","article-title":"Wide-band multi-bias equivalent circuit extraction for FinFET transistors accommodating high-frequency kink-behaviours","author":"homayouni","year":"2009","journal-title":"Proc 1st IEEE Eur Microwave Integrated Circuits Conf (EuMIC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2274511"},{"key":"ref16","first-page":"3.7.1","article-title":"A 14 nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 $\\mu ~\\text{m}^{2}$ SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref17","author":"tsividis","year":"1999","journal-title":"Operation and Modeling of MOS Transistor"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2438026"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"3071","DOI":"10.1109\/TED.2006.885649","article-title":"Planar bulk MOSFETs versus FinFETs: An analog\/RF perspective","volume":"53","author":"subramanian","year":"2006","journal-title":"IEEE Trans Electron Devices"},{"key":"ref4","author":"chauhan","year":"2015","journal-title":"FinFET Modeling for IC Simulation and Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2415555"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.1991.160985"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2012.10.015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.07.011"},{"key":"ref7","first-page":"266","article-title":"RF small signal modeling of tri-gate $\\Omega $ MOSFETs implemented on bulk Si wafers","author":"tak","year":"2004","journal-title":"Silicon Monolithic Integrated Circuits in RF Systems Topical Meeting Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2003.810888"},{"key":"ref1","first-page":"255","article-title":"25 nm CMOS Omega FETs","author":"yang","year":"2002","journal-title":"IEDM Tech Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SiRF.2013.6489441"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2007.02.003"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.12.020"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8274985\/08331849.pdf?arnumber=8331849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:52Z","timestamp":1642004152000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8331849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/access.2018.2822672","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}