{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:21:48Z","timestamp":1772205708270,"version":"3.50.1"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"Samsung Electronics, NSF","doi-asserted-by":"publisher","award":["CNS-1557245"],"award-info":[{"award-number":["CNS-1557245"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea through the Korea Government","doi-asserted-by":"publisher","award":["NRF-2017R1A2B2005416"],"award-info":[{"award-number":["NRF-2017R1A2B2005416"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003662","name":"Research and Development Program of MOTIE\/KEIT","doi-asserted-by":"publisher","award":["10077609"],"award-info":[{"award-number":["10077609"]}],"id":[{"id":"10.13039\/501100003662","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003052","name":"Future Semiconductor Device Technology Development Program through MOTIE and KSRC","doi-asserted-by":"publisher","award":["10044735"],"award-info":[{"award-number":["10044735"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/access.2018.2845861","type":"journal-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T18:47:53Z","timestamp":1528742873000},"page":"31387-31398","source":"Crossref","is-referenced-by-count":27,"title":["Leveraging Power-Performance Relationship of Energy-Efficient Modern DRAM Devices"],"prefix":"10.1109","volume":"6","author":[{"given":"Sukhan","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunyoon","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young Hoon","family":"Son","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhwan","family":"Ro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1733-1394","authenticated-orcid":false,"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref38","year":"0","journal-title":"Samsung Server DRAM Products"},{"key":"ref33","year":"2018","journal-title":"Micron Technology DRAM products"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750416"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref36","first-page":"1","article-title":"Design technologies for a 1.2 V 2.4 Gb\/s\/pin high capacity DDR4 SDRAM with TSVs","author":"oh","year":"2014","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382128"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167762"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252473"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2445572.2445577"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557148"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654102"},{"key":"ref20","year":"2014","journal-title":"DDR4 SDRAM Load Reduced DIMM Design Specification"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"ref21","year":"2014","journal-title":"Low Power Double Data Rate 4 (LPDDR4) Specification"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"ref23","author":"keeth","year":"2008","journal-title":"DRAM Circuit Design Fundamental and High-Speed Topics"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref50","first-page":"10","article-title":"Spark: Cluster computing with working sets","author":"zaharia","year":"2010","journal-title":"Proc HotCloud"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665724"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835947"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241618"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"ref40","year":"2018"},{"key":"ref12","year":"2010","journal-title":"Intel(R) Xeon(R) processor 7500 series datasheet"},{"key":"ref13","year":"2012","journal-title":"Intel Xeon Processor E5-1600\/2400\/2600\/4600 (E5-Product Family) Product Families Datasheet"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382172"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01724-7","author":"jacob","year":"2009","journal-title":"The Memory System You Can’t Avoid It You Can’t Ignore It You Can’t Fake It"},{"key":"ref16","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref17","year":"2009","journal-title":"Graphic Double Data Rate 5 (GDDR5) Specification"},{"key":"ref18","year":"2010","journal-title":"Double Data Rate (DDR) Specification"},{"key":"ref19","year":"2012","journal-title":"DDR4 SDRAM Specification"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"},{"key":"ref3","year":"2018","journal-title":"Apache Storm"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"ref5","first-page":"1","volume":"8","author":"barroso","year":"2013","journal-title":"The Datacenter as a Computer An Introduction to the Design of Warehouse-Scale Machines"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001366"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.42"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337163"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.99"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2014.91"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830806"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/6287639\/8274985\/8377983-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8274985\/08377983.pdf?arnumber=8377983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,25]],"date-time":"2022-08-25T13:26:33Z","timestamp":1661433993000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8377983\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/access.2018.2845861","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}