{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:17:53Z","timestamp":1740169073272,"version":"3.37.3"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["2016M3A7B4909668"],"award-info":[{"award-number":["2016M3A7B4909668"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/access.2018.2874630","type":"journal-article","created":{"date-parts":[[2018,10,8]],"date-time":"2018-10-08T18:28:10Z","timestamp":1539023290000},"page":"59761-59767","source":"Crossref","is-referenced-by-count":3,"title":["A 21-Gb\/s Dual-Channel Voltage-Mode Transmitter With Stacked NRZ and PAM4 Drivers"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8104-6945","authenticated-orcid":false,"given":"Sung-Ha","family":"Kim","sequence":"first","affiliation":[]},{"given":"Sang-Hoon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Xuefan","family":"Jin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9468-1692","authenticated-orcid":false,"given":"Yoonmyung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jung-Hoon","family":"Chun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref11","first-page":"62","article-title":"A 40\/50\/100Gb\/s PAM-4 Ethernet transceiver in 28 nm CMOS","volume":"59","author":"gopalakrishnan","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"66","article-title":"A 45 Gb\/s PAM-4 transmitter delivering 1.3 \n$\\text{V}\\rm_{ppd}$\n output swing with 1 V supply in 28 nm CMOS FDSOI","volume":"59","author":"bassi","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818572"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674827"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2714180"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2581815"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2598223"},{"journal-title":"Tektronix P7313SMA Datasheet","year":"2017","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598300"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2262186"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2331101"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1109\/TCSII.2014.2312804","article-title":"A four-channel 32-Gb\/s transceiver with current-recycling output driver and on-chip AC coupling in 65-nm CMOS process","volume":"61","author":"kim","year":"2014","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref8","first-page":"58","article-title":"A 36 Gb\/s PAM4 transmitter using an 8b 18 GS\/S DAC in 28 nm CMOS","volume":"58","author":"nazemi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"60","article-title":"A 16-to-40Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14 nm CMOS","volume":"58","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2618896"},{"journal-title":"Specification Brief Physical Layers M-PHY D-PHY C-PHY","year":"2014","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001934"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8274985\/08485682.pdf?arnumber=8485682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:14:50Z","timestamp":1642004090000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8485682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/access.2018.2874630","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2018]]}}}