{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T14:32:40Z","timestamp":1772289160648,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"Gwanak Analog Technologies, Seoul, South Korea"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/access.2018.2884727","type":"journal-article","created":{"date-parts":[[2018,12,4]],"date-time":"2018-12-04T19:54:06Z","timestamp":1543953246000},"page":"78055-78064","source":"Crossref","is-referenced-by-count":4,"title":["A 3.2 Gb\/s 16-Channel Transmitter for Intra-Panel Interfaces, With Independently Controllable Output Swing, Common-Mode Voltage, and Equalization"],"prefix":"10.1109","volume":"6","author":[{"given":"Joo-Hyung","family":"Chae","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mino","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gi-Moon","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jihwan","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9107-2963","authenticated-orcid":false,"given":"Suhwan","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2859808"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2714180"},{"key":"ref12","first-page":"702","article-title":"Design and implementation of CMOS LVDS 2.5 Gb\/s transmitter and 1.3 Gb\/s receiver for optical interconnections","author":"lee","year":"2001","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref13","first-page":"104","article-title":"A wide common-mode fully-adaptive multi-standard 12.5 Gb\/s backplane transceiver in 28 nm CMOS","author":"savoj","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2702711"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2715160"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2017.2779439"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1889\/JSID18.2.153"},{"key":"ref18","first-page":"352","article-title":"An 8.4 mW\/Gb\/s 4-lane 48 Gb\/s multi-standard-compliant transceiver in 40 nm digital CMOS technology","author":"ramezani","year":"2011","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/JSSC.2008.2010788","article-title":"A slew controlled LVDS output driver circuit in \n$0.18~\\mu\\text{m}$\n CMOS technology","volume":"44","author":"rajalli","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","first-page":"48","article-title":"A 5.67 mW 9 Gb\/s DLL-based reference-less CDR with pattern-dependent clock-embedded signaling for intra-panel interface","author":"baek","year":"2014","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JDT.2011.2158290"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2630119"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/jsid.446"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880629"},{"key":"ref7","first-page":"182","article-title":"A 6.4 Gb\/s\/pin at sub-1 V supply voltage TX-interleaving technique for mobile DRAM interface","author":"lee","year":"2015","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1889\/1.2433277"},{"key":"ref9","first-page":"356","article-title":"A 6 Gb\/s receiver with 32.7 dB adaptive DFE-IIR equalization","author":"huang","year":"2011","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1195","DOI":"10.1002\/j.2168-0159.2014.tb00311.x","article-title":"P-176L: Late-News Poster: A 3.7 Gb\/s clock-embedded intra-panel interface for the large-sized UHD 120 Hz LCD TV application","author":"jeon","year":"2014","journal-title":"SID Symp Dig Tech Papers"},{"key":"ref20","first-page":"460","article-title":"LVDS I\/O cells with rail-to-rail receiver input for SONET\/SDH at 1.25 Gb\/s","author":"vogel","year":"2010","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2014.14.3.331"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.913751"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2015.2512383"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2008.5580147"},{"key":"ref26","first-page":"1","article-title":"3D modeling in PCI express Gen1 and Gen2 high-speed SI simulation","author":"zhou","year":"2013","journal-title":"Proc IEEE Workshop Signal Power Integr"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2262186"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8274985\/08558480.pdf?arnumber=8558480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:16:03Z","timestamp":1643249763000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8558480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/access.2018.2884727","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}