{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:48:58Z","timestamp":1769284138665,"version":"3.49.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61672526"],"award-info":[{"award-number":["61672526"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61572508"],"award-info":[{"award-number":["61572508"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61872374"],"award-info":[{"award-number":["61872374"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61472435"],"award-info":[{"award-number":["61472435"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Research Project of NUDT","award":["ZK17-03-06"],"award-info":[{"award-number":["ZK17-03-06"]}]},{"name":"Science and Technology Innovation Project of Hunan Province","award":["2018RS3083"],"award-info":[{"award-number":["2018RS3083"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2018.2889558","type":"journal-article","created":{"date-parts":[[2018,12,24]],"date-time":"2018-12-24T14:26:56Z","timestamp":1545661616000},"page":"5808-5818","source":"Crossref","is-referenced-by-count":14,"title":["MT-DMA: A DMA Controller Supporting Efficient Matrix Transposition for Digital Signal Processing"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1710-4060","authenticated-orcid":false,"given":"Sheng","family":"Ma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanwu","family":"Lei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-009-9295-3"},{"key":"ref11","first-page":"180","article-title":"A 1.2 TB\/s on-chip ring interconnect for 45 nm 8-core enterprise Xeon processor","author":"park","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.9"},{"key":"ref13","article-title":"Intel Xeon Phi coprocessor system software developers guide","year":"2014","journal-title":"Intel Corporation"},{"key":"ref14","article-title":"TMS320C6678 multicore fixed and floating-point digital signal processor","year":"2014","journal-title":"Texas Instruments Corp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.8"},{"key":"ref16","first-page":"195","article-title":"Cache-efficient matrix transposition","author":"chatterjee","year":"2000","journal-title":"Proc Int Symp High Perform Comput Arch (HPCA)"},{"key":"ref17","article-title":"Optimizing matrix transpose in CUDA","author":"ruetsch","year":"2009"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2012.6408665"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2014.7040989"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/36.298008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.78"},{"key":"ref6","article-title":"TMS320C54\n$\\times$\n DSP reference set volume 5: Enhanced peripherals","year":"2007"},{"key":"ref5","article-title":"KeyStone architecture enhanced direct memory access (EDMA3) controller: User’s guide","year":"2015"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.129"},{"key":"ref7","article-title":"TMS320C6000 DSP enhanced direct memory access (EDMA) controller: Reference guide","year":"2006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970999"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.30"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2012.26"},{"key":"ref21","article-title":"Design and implementation of a DMA controller for digital signal processor","author":"jiang","year":"2010"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08587161.pdf?arnumber=8587161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:37:38Z","timestamp":1641987458000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8587161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/access.2018.2889558","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}