{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T21:30:28Z","timestamp":1768339828805,"version":"3.49.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Basic Research Program of China","doi-asserted-by":"publisher","award":["1800067117008"],"award-info":[{"award-number":["1800067117008"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61376109"],"award-info":[{"award-number":["61376109"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007085","name":"National University of Defense Technology","doi-asserted-by":"publisher","award":["201406071125"],"award-info":[{"award-number":["201406071125"]}],"id":[{"id":"10.13039\/501100007085","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2892649","type":"journal-article","created":{"date-parts":[[2019,1,14]],"date-time":"2019-01-14T19:45:37Z","timestamp":1547495137000},"page":"14947-14958","source":"Crossref","is-referenced-by-count":2,"title":["A Specification-Based Semi-Formal Functional Verification Method by a Stage Transition Graph Model"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4806-8461","authenticated-orcid":false,"given":"Zhao","family":"Lv","sequence":"first","affiliation":[]},{"given":"Shuming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Tingrong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Yaohua","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225880"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275300"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2676549"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.36"},{"key":"ref14","first-page":"1538","article-title":"Directed test generation using concolic testing on RTL models","author":"ahmed","year":"2018","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863187"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS.2005.72"},{"key":"ref17","first-page":"53","article-title":"Formal specification level: Towards verification-driven design based on natural language processing","author":"drechsler","year":"2012","journal-title":"Forum Specification and Design Languages (FDL)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554480"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012607"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496660"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.107"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270851"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225880"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5209-8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240893"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.913758"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.30"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743202"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"ref20","first-page":"52","article-title":"Design and synthesis of synchronization skeletons using branching time temporal logic","author":"clarke","year":"1981","journal-title":"Logics of Programs Workshop"},{"key":"ref22","article-title":"Automata on infinite objects","volume":"b","author":"thomas","year":"1991","journal-title":"Handbook of Theoretical Computer Science"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref24","volume":"2725","year":"0"},{"key":"ref23","year":"0"},{"key":"ref26","year":"2017","journal-title":"Opencores website"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08611078.pdf?arnumber=8611078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T06:32:40Z","timestamp":1643265160000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8611078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2892649","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}