{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,28]],"date-time":"2026-07-28T08:55:08Z","timestamp":1785228908029,"version":"3.55.0"},"reference-count":61,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2893284","type":"journal-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T19:33:33Z","timestamp":1547840013000},"page":"13510-13522","source":"Crossref","is-referenced-by-count":23,"title":["C-Exact Hypergraphs in Concurrency and Sequentiality Analyses of Cyber-Physical Systems Specified by Safe Petri Nets"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6829-2263","authenticated-orcid":false,"given":"Remigiusz","family":"Wisniewski","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Monika","family":"Wisniewska","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0241-0428","authenticated-orcid":false,"given":"Marcin","family":"Jarnut","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"2019","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref38","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-36166-1","author":"czerwinski","year":"2013","journal-title":"Finite State Machine Logic Synthesis for Complex Programmable Logic Devices"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69850-0_2"},{"key":"ref32","author":"clarke","year":"1999","journal-title":"Model checking"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2007.4460403"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1063\/1.4938889"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCST.2017.2692204"},{"key":"ref36","volume":"356","author":"karatkevich","year":"2007","journal-title":"Dynamic Analysis of Petri Net-Based Discrete Systems"},{"key":"ref35","article-title":"The nuXmv symbolic model checker","volume":"8559","author":"cavada","year":"2014","journal-title":"Computer Aided Verification"},{"key":"ref34","first-page":"289","article-title":"Design of digital systems and devices","author":"hahanov","year":"2011","journal-title":"Infrastructure of Intellectual Property for SoC Simulation and Diagnosis Service"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539793250299"},{"key":"ref61","first-page":"80008","article-title":"Safety analysis of Petri nets based on the SM-cover computed with the linear algebra technique","volume":"2040","author":"wi?niewski","year":"2018","journal-title":"AIP Publishing"},{"key":"ref28","author":"girault","year":"2013","journal-title":"Petri Nets for Systems Engineering A Guide to Modeling Verification and Applications"},{"key":"ref27","first-page":"1145","article-title":"Diagnosability of bounded Petri nets","author":"ran","year":"2018","journal-title":"Proc 23th IEE (ETFA)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.2016.2531673"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54825-8"},{"key":"ref1","author":"lee","year":"2017","journal-title":"Introduction to Embedded Systems A Cyber-physical Systems Approach"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2013.01.003"},{"key":"ref22","first-page":"245","article-title":"Methods of translation of Petri nets to NuSMV language","author":"szpyrka","year":"2014","journal-title":"Proc Int Workshop Concurrency Specification Program (CS&P)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.2017.2742659"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s00165-010-0161-4"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/TSMCC.2007.913920","article-title":"A survey and comparison of Petri net-based deadlock prevention policies for flexible manufacturing systems","volume":"38","author":"li","year":"2008","journal-title":"IEEE Trans Syst Man Cybern C Appl Rev"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1109\/TSMCC.2011.2160626","article-title":"Deadlock control of automated manufacturing systems based on Petri nets—A literature review","volume":"42","author":"li","year":"2012","journal-title":"IEEE Trans Syst Man Cybern C Appl Rev"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2836858"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661850086X"},{"key":"ref51","author":"zakrevskij","year":"2009","journal-title":"Design of Logical Control Devices"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1006\/jsco.1994.1013"},{"key":"ref58","article-title":"Polynomially solvable cases of hypergraph transversal and related problems","author":"rauf","year":"2011"},{"key":"ref57","first-page":"203","article-title":"Reduction of the microinstruction length in the designing process of microprogrammed controllers","volume":"85","author":"wi?niewska","year":"2009","journal-title":"Przeglad Elektrotechniczny"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626400000251"},{"key":"ref55","author":"berge","year":"1989","journal-title":"Hypergraphs Combinatorics of Finite Sets"},{"key":"ref54","author":"wi?niewska","year":"2012","journal-title":"Application of Hypergraphs in Decomposition of Discrete Systems"},{"key":"ref53","first-page":"141","article-title":"Computation of Petri nets covering by SM-components based on the graph theory","volume":"88","author":"karatkevich","year":"2012","journal-title":"Przeglad Elektrotechniczny"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3628-4"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2885249"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSG.2011.2160000"},{"key":"ref40","author":"grout","year":"2008","journal-title":"Digital Systems Design with FPGAs and CPLDs"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-45811-3","author":"wi?niewski","year":"2017","journal-title":"Prototyping of Concurrent Control Systems Implemented in FPGA Devices"},{"key":"ref13","author":"best","year":"2013","journal-title":"Petri Net Algebra"},{"key":"ref14","author":"reisig","year":"2012","journal-title":"Petri Nets An Introduction"},{"key":"ref15","author":"zhou","year":"2009","journal-title":"System Modeling and Control with Resource-Oriented Petri Nets"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2792012"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.2015.2444414"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645633"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2777438"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2875239"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2016.2581491"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/sym9030032"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2859346"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-00253-4_21"},{"key":"ref49","first-page":"301","article-title":"A simple and fast algorithm to obtain all invariants of a generalized Petri net","author":"martinez","year":"1982","journal-title":"Proc Sel Papers Eur Workshop App Theory Petri Nets"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-84882-848-3","author":"gumzej","year":"2010","journal-title":"Real-Time Systems’ Quality of Service Introducing Quality of Service Considerations in the Life Cycle of Real-Time Systems"},{"key":"ref46","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-36166-1","author":"czerwinski","year":"2013","journal-title":"Finite State Machine Logic Synthesis for Complex Programmable Logic Devices"},{"key":"ref45","first-page":"401","article-title":"Design of microprogrammed controllers to be implemented in FPGAs","volume":"21","author":"wi?niewski","year":"2011","journal-title":"Appl Math Comput Sci"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-55676-1_17"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1023\/A:1020321222420"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2905366"},{"key":"ref41","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-04309-3","author":"barkalov","year":"2009","journal-title":"Logic Synthesis for FSM-Based Control Units"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2004.07.004"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08618312.pdf?arnumber=8618312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T07:10:59Z","timestamp":1643267459000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":61,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2893284","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}