{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:29:42Z","timestamp":1782970182459,"version":"3.54.5"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2902505","type":"journal-article","created":{"date-parts":[[2019,5,30]],"date-time":"2019-05-30T15:50:27Z","timestamp":1559231427000},"page":"66485-66495","source":"Crossref","is-referenced-by-count":17,"title":["Soft Error Reliability Improvement of Digital Circuits by Exploiting a Fast Gate Sizing Scheme"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7113-5197","authenticated-orcid":false,"given":"Mohsen","family":"Raji","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M. Amin","family":"Sabet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5391-383X","authenticated-orcid":false,"given":"Behnam","family":"Ghavami","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2499272"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2711034"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.143"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544952"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0157"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.103"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2569562"},{"key":"ref36","year":"2018","journal-title":"NanGate Library"},{"key":"ref35","first-page":"1","article-title":"The EPFL combinational benchmark suite","author":"amar\u00f9","year":"2015","journal-title":"Proc Int Workshop Logic Synthesis (IWLS)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.858348"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315341"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297682"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884166"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770790"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1640457.1640462"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2645479"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630081"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2011.5752980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.82"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref6","first-page":"559","article-title":"Soft error rate reduction using redundancy addition and removal","author":"wu","year":"2008","journal-title":"Proc Asia South Pacific Design Autom Conf (ASPDAC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2240699"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003268"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2171993"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315447"},{"key":"ref1","first-page":"502","article-title":"Soft error reduction in combinational logic using gate resizing and flipflop selection","author":"rao","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design (ICCAD)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.61"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397258"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2440234"},{"key":"ref23","first-page":"1","article-title":"Reliability-driven don’t care assignment for logic synthesis","author":"zukoski","year":"2011","journal-title":"Proc Design Autom Test Eur"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876104"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2008.916877"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08726105.pdf?arnumber=8726105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:54:32Z","timestamp":1641988472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8726105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2902505","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}