{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T02:25:35Z","timestamp":1781835935131,"version":"3.54.5"},"reference-count":143,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100011665","name":"Deanship of Scientific Research, King Saud University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100011665","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100009374","name":"Pakistan Science Foundation","doi-asserted-by":"publisher","award":["PSF\/Res\/P-CIIT\/Engg (159)"],"award-info":[{"award-number":["PSF\/Res\/P-CIIT\/Engg (159)"]}],"id":[{"id":"10.13039\/100009374","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2903126","type":"journal-article","created":{"date-parts":[[2019,3,5]],"date-time":"2019-03-05T21:02:04Z","timestamp":1551819724000},"page":"33978-34003","source":"Crossref","is-referenced-by-count":13,"title":["Towards Designing Asynchronous Microprocessors: From Specification to Tape-Out"],"prefix":"10.1109","volume":"7","author":[{"given":"Zaheer","family":"Tabassam","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, COMSATS University Islamabad at Wah, Wah Cantonment, Pakistan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6954-926X","authenticated-orcid":false,"given":"Syed Rameez","family":"Naqvi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, COMSATS University Islamabad at Wah, Wah Cantonment, Pakistan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tallha","family":"Akram","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, COMSATS University Islamabad at Wah, Wah Cantonment, Pakistan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Musaed","family":"Alhussein","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, College of Computer and Information Sciences, King Saud University, Riyadh, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3647-8578","authenticated-orcid":false,"given":"Khursheed","family":"Aurangzeb","sequence":"additional","affiliation":[{"name":"Computer Engineering Department, College of Computer and Information Sciences, King Saud University, Riyadh, Saudi Arabia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sajjad Ali","family":"Haider","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, COMSATS University Islamabad at Wah, Wah Cantonment, Pakistan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","article-title":"CHP and CHPsim: A language and simulator for fine-grain distributed computation","author":"martin","year":"2011"},{"key":"ref38","first-page":"247","article-title":"DESCALE: A design experiment for a smart card application consuming low energy","author":"kessels","year":"2001","journal-title":"Proc Eur Low Power Initiative Electron Syst Design"},{"key":"ref33","article-title":"Single-rail handshake circuits","author":"peeters","year":"1996"},{"key":"ref32","volume":"5","author":"van berkel","year":"1993","journal-title":"Handshake Circuits An Asynchronous Architecture for VLSI Programming"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783315"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000294"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836785"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514644"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.340416"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/92.711317"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/5.740022"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.813322"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706841"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref21","first-page":"55","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Proc Adv Res VLSI"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.954997"},{"key":"ref101","first-page":"3181","article-title":"A low-energy low-voltage asynchronous 8051 microcontroller core","author":"chang","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000292"},{"key":"ref100","article-title":"Designing a high-speed asynchronous 80C51 microcontroller","author":"van hoek","year":"2008"},{"key":"ref25","author":"lines","year":"1998","journal-title":"Pipelined Asynchronous Circuits"},{"key":"ref50","author":"spear","year":"2008","journal-title":"SystemVerilog for Verification A Guide to Learning the Testbench Language Features"},{"key":"ref51","year":"2018","journal-title":"TAM16 16-Bit Microcontroller IP Core"},{"key":"ref59","author":"frankild","year":"2018","journal-title":"Visual STG Lab"},{"key":"ref58","first-page":"1","article-title":"DESI: A tool for decomposing signal transition graphs","author":"kangsah","year":"2003","journal-title":"Proc ACiD-WG Workshop"},{"key":"ref57","first-page":"39","article-title":"Modelling and simulation of asynchronous systems using the LARD hardware description language","author":"endecott","year":"1998","journal-title":"Proc ESM"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1997.617282"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2009.15"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2017.02.020"},{"key":"ref53","first-page":"315","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Trans Inf Syst"},{"key":"ref52","author":"de catalunya","year":"2018","journal-title":"Petrify A Tool for Synthesis of Petri Nets and Asynchronous Circuits"},{"key":"ref40","article-title":"The design and implementation of an asynchronous microprocessor","author":"martin","year":"1989"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.108"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2008.37"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012660"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465536"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.346"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2013.6549808"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465538"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863762"},{"key":"ref48","year":"2018","journal-title":"Acc Asynchronous Circuit Compiler"},{"key":"ref47","article-title":"Balsa: A tutorial guide, version V3.5","author":"edwards","year":"2006"},{"key":"ref42","first-page":"428","article-title":"ASPRO: An asynchronous 16-bit RISC microprocessor with DSP capabilities","author":"renaudin","year":"1999","journal-title":"Proc Proc IEEE 25th Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.830703"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/35.965373"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2116410"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239096"},{"key":"ref125","article-title":"TMS320VC5501\/02 power consumption summary","author":"martinez","year":"2004"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.626344"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514657"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494438"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/54.282444"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347592"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/54.282445"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/40.592316"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0977-82"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1049\/ic:19960255"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"ref133","author":"bardsley","year":"1998","journal-title":"Balsa An asynchronous circuit synthesis system"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.9"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927097"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/800118.803858"},{"key":"ref132","author":"girard","year":"2019","journal-title":"Openmsp430"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/5.740018"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2009.5206091"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299296"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.28"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724505"},{"key":"ref60","year":"2018","journal-title":"Workcraft"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/ColComCon.2014.6860430"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836967"},{"key":"ref61","year":"2018","journal-title":"Asynchronous High Level Synthesis Tool (VERISYN)"},{"key":"ref63","year":"2019","journal-title":"DEMO Session"},{"key":"ref64","year":"2019","journal-title":"Tide—Timeless Design Environment"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.15"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1992.271009"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/ICSPCS.2016.7843368"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1993.270622"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538907"},{"key":"ref67","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/MDT.1994.303847","article-title":"Counterflow pipeline processor architecture","volume":"11","author":"molnar","year":"1994","journal-title":"IEEE Design Test Comput"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2017.8010168"},{"key":"ref68","first-page":"476","article-title":"AMULET1: A micropipelined ARM","author":"furber","year":"1994","journal-title":"Digest of Papers Compcon Spring"},{"key":"ref2","first-page":"200","article-title":"An asynchronous router architecture using four-phase bundled handshake protocol","author":"naqvi","year":"2012","journal-title":"Proc Int Multi-Conf Comput Global Inf Technol"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/12.588033"},{"key":"ref1","article-title":"A non-blocking fault-tolerant asynchronous networks-on-chip router","author":"naqvi","year":"2013"},{"key":"ref109","volume":"1","year":"1987","journal-title":"Intel Microprocessor and Peripheral Handbook Microprocessor"},{"key":"ref95","author":"edwards","year":"2019","journal-title":"An Integrated Framework for Distributed Simulation and Formal Verification of Asynchronous Hardware"},{"key":"ref108","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/TCSII.2008.921589","article-title":"A low-power implementation of asynchronous 8051 employing adaptive pipeline structure","volume":"55","author":"lee","year":"2008","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/SIMSYM.2004.1299484"},{"key":"ref107","first-page":"1093","article-title":"Design of an asynchronous pipelined processor","author":"chang","year":"2008","journal-title":"Proc IEEE Int Conf Commun Circuits Syst (ICCCAS)"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39864-6_12"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.28"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199162"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.28"},{"key":"ref91","first-page":"ii-675","article-title":"A novel asynchronous pipeline architecture for CISC type embedded controller, A8051","volume":"2","author":"lee","year":"2002","journal-title":"Proc IEEE Midwest Symp Circuits and Systems (MWSCAS)"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2013.2243031"},{"key":"ref90","year":"2019","journal-title":"The thumb instruction set"},{"key":"ref103","first-page":"3022","article-title":"A dual-core 8051 microcontroller system based on synchronous-logic and asynchronous-logic","author":"chang","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref102","first-page":"3398","article-title":"A semi-custom memory design for an asynchronous 8051 microcontroller","author":"chang","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref111","first-page":"295","article-title":"A tree arbiter cell for high speed resource sharing in asynchronous environments","author":"naqvi","year":"2014","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref112","first-page":"543","article-title":"A quasi-delay-insensitive microprocessor core implementation for microcontrollers","volume":"25","author":"chen","year":"2009","journal-title":"J Inf Sci Eng"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746187"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.14"},{"key":"ref99","year":"2019","journal-title":"Handshake Solutions"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1145\/1037949.1024397"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199163"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-4476-9_35"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"ref12","article-title":"Enhanced synchronous design using asynchronous techniques","author":"toosizadeh","year":"2010"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.25"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514642"},{"key":"ref15","author":"bainbridge","year":"2013","journal-title":"Asynchronous System-on-Chip Interconnect"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"ref16","author":"verhoeff","year":"1994","journal-title":"A Theory of Delay-insensitive Systems"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.22"},{"key":"ref117","article-title":"A dynamically reconfigurable asynchronous processor","author":"fawaz","year":"2012"},{"key":"ref17","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proc Int Symp Theory Switching"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621499"},{"key":"ref18","author":"fant","year":"2019","journal-title":"Null Convention Logic?"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514655"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.57"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1007\/s00521-016-2571-6"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706249"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/ICEDSA.2011.5959045"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912133"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628881"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/DASIP.2010.5706249"},{"key":"ref120","year":"2002","journal-title":"ARM7 thumb family datasheet"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878304"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803954"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1117\/12.766768"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref85","article-title":"Fast asynchronous VSLI circuit design techniques and their application to microprocessor design","author":"morton","year":"1997"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666498"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666491"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206431"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08660629.pdf?arnumber=8660629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T20:32:42Z","timestamp":1719347562000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8660629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":143,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2903126","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}