{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:25:18Z","timestamp":1764332718119,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2907261","type":"journal-article","created":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T22:53:20Z","timestamp":1554159200000},"page":"40674-40694","source":"Crossref","is-referenced-by-count":31,"title":["Deep Neural Network Hardware Implementation Based on Stacked Sparse Autoencoder"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8167-5568","authenticated-orcid":false,"given":"Maria G. F.","family":"Coutinho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matheus F.","family":"Torquato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7536-2506","authenticated-orcid":false,"given":"Marcelo A. C.","family":"Fernandes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Matlab\/Simulink","year":"2018","key":"ref33"},{"journal-title":"Yann LeCun’s Home Page","year":"2018","author":"lecun","key":"ref32"},{"journal-title":"LogiCORE IP Multiplier v12 0","year":"2018","key":"ref31"},{"journal-title":"LogiCORE IP multiplier v11 2","year":"2018","key":"ref30"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1145\/2644865.2541967","article-title":"DianNao: A small-footprint high-throughput accelerator for ubiquitous machine-learning","volume":"49","author":"chen","year":"2014","journal-title":"ACM SIGPLAN Notices"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967011"},{"journal-title":"SSAE Video Demonstration—MNIST","year":"2019","author":"maria coutinho","key":"ref35"},{"journal-title":"Virtex-6 FPGA ML605 Evaluation Kit","year":"2019","key":"ref34"},{"key":"ref10","first-page":"829","article-title":"An FPGA-based accelerator implementation for deep convolutional neural networks","volume":"1","author":"zhou","year":"2015","journal-title":"Proc 4th Int Conf Comput Sci Netw Technol (ICCSNT)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.16"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"journal-title":"Deep Learning with Limited Numerical Precision","year":"2015","author":"gupta","key":"ref13"},{"key":"ref14","first-page":"513","article-title":"DLAU: A scalable deep learning accelerator unit on FPGA","volume":"36","author":"wang","year":"2017","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NAFOSTED.2017.8108073"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.12.009"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3390\/app8040504"},{"journal-title":"7 Series FPGAs Data Sheet Overview","year":"2018","key":"ref28"},{"key":"ref4","first-page":"3371","article-title":"Stacked denoising autoencoders: Learning useful representations in a deep network with a local denoising criterion","volume":"11","author":"vincent","year":"2010","journal-title":"J Mach Learn Res"},{"journal-title":"Virtex-6 Family Overview","year":"2018","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2014.09.003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/s141018223"},{"journal-title":"Ultrascale architecture and product data sheet Overview","year":"2018","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11063-015-9430-9"},{"key":"ref8","article-title":"Parallel implementation of particle swarm optimization on FPGA","author":"da costa","year":"0","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref7","first-page":"1","article-title":"High-performance parallel implementation of genetic algorithm on FPGA","author":"torquato","year":"2019","journal-title":"Circuits Syst Signal Process"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1561\/2000000039"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2885950"},{"key":"ref1","first-page":"37","article-title":"Autoencoders, unsupervised learning, and deep architectures","author":"baldi","year":"2012","journal-title":"Proc ICML Workshop Unsupervised Transf Learn"},{"key":"ref20","first-page":"77","article-title":"Performance of the fixed-point autoencoder","volume":"23","author":"jiang","year":"2016","journal-title":"Tehnicki Vjesnik-Technical Gazette"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0194049"},{"key":"ref21","first-page":"668","article-title":"Unsupervised feature learning by pre-route simulation of auto-encoder behavior model","volume":"8","author":"jin","year":"2014","journal-title":"Int J Comput Elect Autom Control Inf Eng"},{"journal-title":"Deep Learning","year":"2016","author":"goodfellow","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350890"},{"key":"ref26","first-page":"256","article-title":"Systolic arrays (for VLSI)","volume":"1","author":"kung","year":"1978","journal-title":"Sparse Matrix Proceedings"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2013.50"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08678408.pdf?arnumber=8678408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:00:27Z","timestamp":1643248827000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8678408\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2907261","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}