{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T17:20:16Z","timestamp":1783790416306,"version":"3.55.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2907865","type":"journal-article","created":{"date-parts":[[2019,4,2]],"date-time":"2019-04-02T18:59:37Z","timestamp":1554231577000},"page":"47509-47524","source":"Crossref","is-referenced-by-count":22,"title":["MulNet: A Flexible CNN Processor With Higher Resource Utilization Efficiency for Constrained Devices"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6740-9893","authenticated-orcid":false,"given":"Muluken Tadesse","family":"Hailesellasie","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Syed Rafay","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref38","year":"2018","journal-title":"Kaggle Dataset of Dogs Vs Cats"},{"key":"ref33","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICSIPA.2011.6144164"},{"key":"ref31","year":"0","journal-title":"Cifar-10"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2009.5457611"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.22"},{"key":"ref35","year":"2018","journal-title":"Zynq-7000 SoC Product"},{"key":"ref34","year":"2018","journal-title":"Xilinx 7 Series FPGAs Block RAM UG473 7Series Memory Resources"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056828"},{"key":"ref11","author":"iandola","year":"2016","journal-title":"SqueezeNet Alexnet-level accuracy with $50\\times$ fewer parameters and"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194601"},{"key":"ref13","first-page":"1","article-title":"A high performance FPGA-based accelerator for large-scale convolutional neural networks","author":"li","year":"2016","journal-title":"Proc 26th Int Conf EPFL Field Program Logic Appl (FPL)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11179-7_36"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847265"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898003"},{"key":"ref18","first-page":"1","article-title":"Scalable and modularized RTL compilation of convolutional neural networks onto FPGA","author":"ma","year":"2016","journal-title":"Proc IEEE 26th Int Conf Field Program Logic Appl (FPL)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021738"},{"key":"ref28","year":"2017","journal-title":"the Berkeley Vision and Learning Center"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3030013"},{"key":"ref27","first-page":"997","author":"mitchell","year":"1997","journal-title":"Machine Learning"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2844093"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971587"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3186332"},{"key":"ref8","author":"guo","year":"2017","journal-title":"A Survey of FPGA Based Neural Network Accelerator"},{"key":"ref7","author":"wang","year":"2019","journal-title":"Deep neural network approximation for custom hardware Where we’ve been where we’re going"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref9","author":"abdelouahab","year":"2018","journal-title":"Accelerating CNN inference on FPGAs A survey"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2017.95"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021698"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351283"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050317"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08680748.pdf?arnumber=8680748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:39:46Z","timestamp":1628624386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8680748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2907865","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}