{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:18:10Z","timestamp":1740169090010,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61604068"],"award-info":[{"award-number":["61604068"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","award":["021014380065"],"award-info":[{"award-number":["021014380065"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2910240","type":"journal-article","created":{"date-parts":[[2019,4,24]],"date-time":"2019-04-24T19:58:40Z","timestamp":1556135920000},"page":"50980-50992","source":"Crossref","is-referenced-by-count":6,"title":["Efficient T-EMS Based Decoding Algorithms for High-Order LDPC Codes"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2402-523X","authenticated-orcid":false,"given":"Jing","family":"Tian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suwen","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2036542"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"381","DOI":"10.1109\/TCSII.2012.2195058","article-title":"Nonbinary LDPC code decoder architecture with efficient check node processing","volume":"59","author":"he","year":"2012","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2011.092011.110082"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2013.070113.130806"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2279186"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2226920"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICT.2015.7124675"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2017.2746101"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.050813.120489"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2344113"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2008.060025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2004.1312606"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351585"},{"key":"ref3","first-page":"70","article-title":"Fast decoding algorithm for LDPC over GF(2q)","author":"barnault","year":"2003","journal-title":"Proc IEEE Inf Theory Workshop"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2008.4595129"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2009.06.070313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2007.894088"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0566"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2010.05.070096"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046196"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4234.681360"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2354753"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2493041"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2377194"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2647985"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2514484"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCT.2017.8359617"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"496","DOI":"10.1109\/TVLSI.2017.2775646","article-title":"Basic-set trellis Min&#x2013;Max decoder architecture for nonbinary LDPC codes with high-order Galois fields","volume":"26","author":"thi","year":"2018","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08685081.pdf?arnumber=8685081","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:40:36Z","timestamp":1628624436000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8685081\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2910240","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}