{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,25]],"date-time":"2026-01-25T03:15:14Z","timestamp":1769310914148,"version":"3.49.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["JP17H01707"],"award-info":[{"award-number":["JP17H01707"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Research, Technology and Higher Education (RISTEKDIKTI) of the Republic of Indonesia through the Program Research and Innovation in Science and Technology (RISET-Pro) World Bank Loan","award":["8245-ID"],"award-info":[{"award-number":["8245-ID"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2910391","type":"journal-article","created":{"date-parts":[[2019,4,22]],"date-time":"2019-04-22T21:47:42Z","timestamp":1555969662000},"page":"48849-48859","source":"Crossref","is-referenced-by-count":9,"title":["OpenCL Implementation of FPGA-Based Signal Generation and Measurement"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5180-8964","authenticated-orcid":false,"given":"Iman","family":"Firmansyah","sequence":"first","affiliation":[]},{"given":"Yoshiki","family":"Yamaguchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","year":"2018","journal-title":"Fundamentals of Direct Digital Synthesis (DDS)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3149457.3149479"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68161-0"},{"key":"ref31","first-page":"604","article-title":"High-performance dynamic programming on FPGAs with OpenCL","author":"settle","year":"2013","journal-title":"Proc High Perform Extr Comp Conf (HPEC)"},{"key":"ref30","year":"2018","journal-title":"Intel FPGA SDK for OpenCL Pro Edition Custom Platform Toolkit User Guide"},{"key":"ref37","author":"cronin","year":"2018","journal-title":"DDS Devices Generate HighQuality Waveforms Simply Efficiently and Flexibly"},{"key":"ref36","article-title":"Design techniques for direct digital synthesis circuits with improved frequency accuracy over wide frequency ranges","volume":"26","author":"leither","year":"2017","journal-title":"J Circuits Syst Comput"},{"key":"ref35","year":"2018","journal-title":"Terasic THDB-ADA User Manual"},{"key":"ref34","year":"2018","journal-title":"Terasic DE1-SoC OpenCL User Manual"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.02.005"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.5006525"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818341"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2016.7550743"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2017.15"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174248"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2671881"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995279"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2015.7245733"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2614981"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1088\/1742-6596\/664\/9\/092023"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.12.009"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.comcom.2018.07.012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.fusengdes.2014.01.027"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.radmeas.2012.11.018"},{"key":"ref29","year":"2018","journal-title":"Intel FPGA SDK for OpenCL Programming Guide"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CW.2017.29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.jart.2016.12.002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.11.006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jnca.2018.09.012"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.proeng.2012.01.275"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.79"},{"key":"ref20","first-page":"642","article-title":"Design of typical waveform generator based on DDS\/SOPC","author":"liu","year":"2013","journal-title":"Proc IEEE Proc Intl Conf Mechtron Sci Electr Eng Comput (MEC)"},{"key":"ref22","first-page":"1","article-title":"High-speed arbitrary waveform generator based on FPGA","author":"zhang","year":"2013","journal-title":"Proc Nucl Sci Symp Med Imag Conf (NSS\/MIC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/GCIS.2012.20"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.compbiomed.2015.02.005"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmr.2008.02.019"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.fusengdes.2018.02.037"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2018.00044"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08686071.pdf?arnumber=8686071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:39:48Z","timestamp":1628624388000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8686071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2910391","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}