{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:18:26Z","timestamp":1740169106162,"version":"3.37.3"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2920877","type":"journal-article","created":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T15:52:37Z","timestamp":1559749957000},"page":"75500-75514","source":"Crossref","is-referenced-by-count":6,"title":["Carrier-Scale Packet Processing Architecture Using Interleaved 3D-Stacked DRAM and Its Analysis"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4060-0396","authenticated-orcid":false,"given":"Tomohiro","family":"Korikawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akio","family":"Kawabata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fujun","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eiji","family":"Oki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICON.2012.6506594"},{"key":"ref38","first-page":"1","article-title":"Thermal feasibility of die-stacked processing in memory","author":"eckert","year":"2014","journal-title":"Proc 2nd Workshop Near-Data Process"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021752"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1851275.1851207"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/863955.863978"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370287"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989093"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657041"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2600601"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547738"},{"journal-title":"PCI-SIG Single Root I\/O Virtualization (SR-IOV) Support in Intel Virtualization Technology for Connectivity","year":"2017","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2018.2815999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCNC.2017.7876185"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2018.8422638"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108958"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250623"},{"journal-title":"Hybrid Memory Cube Specification 2 1","year":"2019","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.58"},{"journal-title":"High bandwidth memory Reinventing memory technology","year":"2019","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2791442"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.9"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167757"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2685434"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629578"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1011"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MCE.2016.2590118"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2829988.2787474"},{"journal-title":"Lagopus Switch a high performance software OpenFlow 1 3 switch","year":"2017","key":"ref7"},{"journal-title":"Mobile-Edge Computing—Introductory Technical White Paper","year":"2018","key":"ref2"},{"journal-title":"Intel data plane development kit","year":"2017","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2017.2683200"},{"journal-title":"DDR4 SDRAM Micron","year":"2019","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280131"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.4"},{"journal-title":"2nd Generation Intel Xeon Scalable Processors Brief","year":"0","key":"ref24"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.130"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174258"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.662938"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1287\/opre.9.3.383"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08731994.pdf?arnumber=8731994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:54:16Z","timestamp":1641988456000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8731994\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2920877","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}