{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T14:18:56Z","timestamp":1772893136377,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100010663","name":"H2020 European Research Council","doi-asserted-by":"publisher","award":["715872"],"award-info":[{"award-number":["715872"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-18-CE24-0009"],"award-info":[{"award-number":["ANR-18-CE24-0009"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2921104","type":"journal-article","created":{"date-parts":[[2019,6,5]],"date-time":"2019-06-05T19:52:37Z","timestamp":1559764357000},"page":"76394-76403","source":"Crossref","is-referenced-by-count":35,"title":["Stochastic Computing for Hardware Implementation of Binarized Neural Networks"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6931-6930","authenticated-orcid":false,"given":"Tifenn","family":"Hirtzlin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bogdan","family":"Penkovsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Bocquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Michel","family":"Portal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Damien","family":"Querlioz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2224256"},{"key":"ref32","first-page":"208t","article-title":"CMOS-embedded STT-MRAM arrays in \n$2\\times$\n nm nodes for GP-MCU applications","author":"shum","year":"2017","journal-title":"Proc Symp VLSI Tech"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"ref30","article-title":"Fashion-MNIST: A novel image dataset for benchmarking machine learning algorithms","author":"xiao","year":"2017","journal-title":"ArXiv 1708 07747"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.8.054045"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref11","first-page":"2285","article-title":"Compressing neural networks with the hashing trick","author":"chen","year":"2015","journal-title":"Proc Int Conf Mach Learn"},{"key":"ref12","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"han","year":"2015","journal-title":"arXiv 1510 00149 [cs]"},{"key":"ref13","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 028"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614639"},{"key":"ref16","first-page":"77","article-title":"Accelerating Binarized neural networks: Comparison of FPGA, CPU, GPU, and ASIC","author":"nurvitadhi","year":"2016","journal-title":"Proc FPT"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4899-5841-9_2"},{"key":"ref19","first-page":"1929","article-title":"Dropout: A simple way to prevent neural networks from overfitting","volume":"15","author":"srivastava","year":"2014","journal-title":"J Mach Learn Res"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3093315.3037746"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2437616"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654298"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2872455"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2015.2413754"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref8","first-page":"6869","article-title":"Quantized neural networks: Training neural networks with low precision weights and activations","volume":"18","author":"hubara","year":"2017","journal-title":"J Mach Learn Res"},{"key":"ref7","article-title":"An analysis of deep neural network models for practical applications","author":"canziani","year":"2016","journal-title":"arXiv 1605 07678"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref9","first-page":"4510","article-title":"Mobilenetv2: Inverted residuals and linear bottlenecks","author":"sandler","year":"2018","journal-title":"Proc IEEE Conf Comput Vis Pattern Recognit"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/d41586-018-01683-1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"ref21","first-page":"345","article-title":"Towards accurate binary convolutional neural network","author":"lin","year":"2017","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465794"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315612"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2006.18.7.1527"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08731879.pdf?arnumber=8731879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:41:12Z","timestamp":1628624472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8731879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2921104","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}