{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T05:37:57Z","timestamp":1767850677634,"version":"3.49.0"},"reference-count":67,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"SK hynix, Inc"},{"DOI":"10.13039\/501100003662","name":"Korea Evaluation Institute of Industrial Technology","doi-asserted-by":"publisher","award":["10052653"],"award-info":[{"award-number":["10052653"]}],"id":[{"id":"10.13039\/501100003662","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2924240","type":"journal-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T19:50:40Z","timestamp":1561146640000},"page":"82633-82648","source":"Crossref","is-referenced-by-count":19,"title":["Design of Processing-\u201cInside\u201d-Memory Optimized for DRAM Behaviors"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6161-0871","authenticated-orcid":false,"given":"Won Jun","family":"Lee","sequence":"first","affiliation":[]},{"given":"Chang Hyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yoonah","family":"Paik","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-0024","authenticated-orcid":false,"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Il","family":"Park","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6555-1741","authenticated-orcid":false,"given":"Seon Wook","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"2019","journal-title":"Hybrid Memory Cube Specification 2 1"},{"key":"ref38","year":"2019","journal-title":"Thoughts on Intel Xeon E5-2600 v2 Product Family Performance Optimization Component Selection Guidelines"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.14778\/2212351.2212354"},{"key":"ref32","first-page":"17","article-title":"Powergraph: Distributed graph-parallel computation on natural graphs","author":"gonzalez","year":"2012","journal-title":"Proc 5th USENIX Conf Operating Syst Design Implementation"},{"key":"ref31","first-page":"31","article-title":"GraphChi: Large-scale graph computation on just a PC","author":"kyrola","year":"2012","journal-title":"Proc 5th USENIX Conf Operating Syst Design Implementation"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2621934.2621945"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173171"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2463710"},{"key":"ref64","article-title":"Training deep neural networks with low precision multiplications","author":"courbariaux","year":"2014","journal-title":"Arxiv 1412 7024"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1142473.1142527"},{"key":"ref65","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/IA3.2016.007"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.14778\/1454159.1454211"},{"key":"ref67","first-page":"133","article-title":"Assessing merged DRAM\/logic technology","author":"kim","year":"1996","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310776"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/85.238389"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref25","article-title":"Improving neural networks by preventing co-adaptation of feature detectors","author":"hinton","year":"2012","journal-title":"arXiv 1207 0580"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ICCS1.2017.8326011"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807626"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref10","author":"software","year":"2019","journal-title":"General Matrix Multiply Sample User’s Guide"},{"key":"ref11","year":"2019","journal-title":"Dell PowerEdge R720"},{"key":"ref40","first-page":"432","article-title":"25.2 A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"4","article-title":"Hyper-threading technology architecture and microarchitecture","volume":"6","author":"marr","year":"2002","journal-title":"Intel Technol J"},{"key":"ref13","author":"software","year":"2019","journal-title":"General Matrix Multiply"},{"key":"ref14","author":"software","year":"2019","journal-title":"Intel VTune Amplifier"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585348"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331589"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.752655"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898072"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3149393.3149394"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/331532.331534"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.782566"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/40.491461"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref48","first-page":"40","article-title":"A 1.2V 38nm 2.4Gb\/s\/pin 2Gb DDR4 SDRAM with bank group and \n$\\times4$\n half-page architecture","author":"koo","year":"2012","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310257"},{"key":"ref44","year":"2018","journal-title":"DDR4 SDRAM Device Operation"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2005.04.008"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08743357.pdf?arnumber=8743357","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:40:05Z","timestamp":1628624405000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8743357\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":67,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2924240","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}