{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:12:55Z","timestamp":1758892375706,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Characteristic Innovation Project of Universities in Guangdong Province\u2014Natural Science in 2019 (Project Leader: Chuliang Wei)"},{"name":"Guangdong Key Laboratory of Digital Signal and Image Processing"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61471228","61876104","51375287"],"award-info":[{"award-number":["61471228","61876104","51375287"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"EU COST grants from European Network for Cost Containment and Improved Quality of Health Care","award":["CA15222"],"award-info":[{"award-number":["CA15222"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2924330","type":"journal-article","created":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T19:50:40Z","timestamp":1561146640000},"page":"83664-83672","source":"Crossref","is-referenced-by-count":4,"title":["FPGA Design of Real-Time MDFD System Using High Level Synthesis"],"prefix":"10.1109","volume":"7","author":[{"given":"Chuliang","family":"Wei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rulin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6178-8538","authenticated-orcid":false,"given":"Qin","family":"Xin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2009","author":"raj","article-title":"Accurate depth from defocus estimation with video-rate implementation","key":"ref31"},{"year":"1998","author":"willenz","article-title":"First-in, first-out (FIFO) buffer","key":"ref30"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1016\/S0030-3992(01)00010-X"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/34.546256"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/TPAMI.2005.43"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ICCVW.2011.6130287"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1007\/s11263-010-0409-8"},{"key":"ref15","volume":"180","author":"brown","year":"2012","journal-title":"Field-Programmable Gate Arrays"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/FPL.2009.5272532"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TC.2011.120"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1007\/s11554-014-0480-4","article-title":"Video-rate calculation of depth from defocus on a FPGA","volume":"14","author":"raj","year":"2018","journal-title":"J Real-Time Image Process"},{"key":"ref19","first-page":"30","author":"feist","year":"2012","journal-title":"Vivado Design Suite"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/WCSP.2017.8171031"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TPAMI.1987.4767940"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1117\/12.750052"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TPAMI.2017.2706685"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/34.643894"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1007\/s11554-015-0535-1"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1007\/BF02028349"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ICIP.2006.312411"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/34.777369"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ACCESS.2019.2901584"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1016\/j.patcog.2011.03.009"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TMECH.2016.2523602"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1587\/elex.15.20180254"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/SOCC.2017.8226056"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/FPT.2013.6718388"},{"year":"2007","author":"podlozhnyuk","journal-title":"Image Convolution with CUDA","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/IV.2006.53"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/EURMIC.1998.711786"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/ICSMC.2009.5346737"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08743445.pdf?arnumber=8743445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:40:04Z","timestamp":1628624404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8743445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2924330","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}