{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T20:39:03Z","timestamp":1783802343081,"version":"3.55.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704022"],"award-info":[{"award-number":["61704022"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61871073"],"award-info":[{"award-number":["61871073"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Science and Technology Project of Henan Province","award":["0517"],"award-info":[{"award-number":["0517"]}]},{"DOI":"10.13039\/501100004605","name":"Zhengzhou University","doi-asserted-by":"publisher","award":["32210904"],"award-info":[{"award-number":["32210904"]}],"id":[{"id":"10.13039\/501100004605","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2927514","type":"journal-article","created":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T20:13:32Z","timestamp":1562703212000},"page":"93396-93403","source":"Crossref","is-referenced-by-count":89,"title":["A Low-Power High-Speed Dynamic Comparator With a Transconductance-Enhanced Latching Stage"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4841-4232","authenticated-orcid":false,"given":"Yao","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mengmeng","family":"Yao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benqing","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhaolei","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenbing","family":"Fan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juin Jei","family":"Liou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SSMSD.2000.836457"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548658"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2241799"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.3272"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094528"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2833037"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2018.8487139"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.11.012"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239175"},{"key":"ref4","first-page":"1","article-title":"A 190 mW 40 Gbps SerDes transmitter and receiver chipset in 65 nm CMOS technology","author":"huang","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2685463"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2805641"},{"key":"ref5","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18ps setuphold time","author":"schinkel","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.364429"},{"key":"ref2","first-page":"478","article-title":"28.7 A 0.7V 12b 160 MS\/s 12.8 fJ\/conv-step pipelined-SAR ADC in 28nm CMOS with digital amplifier technique","author":"yoshioka","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2703580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658443"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08758098.pdf?arnumber=8758098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:40:32Z","timestamp":1628624432000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8758098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2927514","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}