{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T14:11:52Z","timestamp":1753884712405,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2928896","type":"journal-article","created":{"date-parts":[[2019,7,15]],"date-time":"2019-07-15T23:49:14Z","timestamp":1563234554000},"page":"95305-95313","source":"Crossref","is-referenced-by-count":2,"title":["Power Integrity Coanalysis Methodology for Multi-Domain High-Speed Memory Systems"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9016-8792","authenticated-orcid":false,"given":"Seungwon","family":"Kim","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7190-8492","authenticated-orcid":false,"given":"Ki Jin","family":"Han","sequence":"additional","affiliation":[]},{"given":"Youngmin","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7677-9864","authenticated-orcid":false,"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICEPT.2016.7583181"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342023"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"647","DOI":"10.1109\/TADVP.2010.2043673","article-title":"Chip-package hierarchical power distribution network modeling and analysis based on a segmentation method","volume":"33","author":"kim","year":"2010","journal-title":"IEEE Trans Adv Packag"},{"key":"ref13","first-page":"1081","article-title":"System level signal and power integrity analysis for 3200 Mbps DDR4 interface","author":"feng","year":"2013","journal-title":"Proc ECTC"},{"key":"ref14","first-page":"1054","article-title":"MAPG: Memory access power gating","author":"jeong","year":"2012","journal-title":"Proc DATE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2010.2043108"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/RFIT.2017.8048276"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/63.974375"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EDAPS.2012.6469400"},{"journal-title":"Electromagn Compat Handbook","year":"2004","author":"kaiser","key":"ref19"},{"journal-title":"HSPICE Version K-2015 06-2","year":"2013","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.378"},{"key":"ref27","first-page":"80","author":"jackson","year":"1975","journal-title":"Classical Electrodynamics"},{"key":"ref3","first-page":"24","author":"swaminathan","year":"2007","journal-title":"Power Integrity Modeling and Design for Semiconductors and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837483"},{"journal-title":"HFSS Version 16 2","year":"2013","key":"ref29"},{"journal-title":"JEDEC Standard","year":"2017","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373889"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APEMC.2012.6237922"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2845861"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1545","DOI":"10.1109\/TCAD.2003.818373","article-title":"The power grid transient simulation in linear time based on 3-D alternating-direction-implicit method","volume":"22","author":"lee","year":"2003","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342132"},{"journal-title":"CPM","year":"2016","key":"ref20"},{"key":"ref22","article-title":"Chip-package-system (CPS) co-design verification","author":"stilkol","year":"2011","journal-title":"Proc ChipEx"},{"key":"ref21","first-page":"38","article-title":"IBIS models for signal integrity applications","volume":"18","author":"ross","year":"1996","journal-title":"EE Times"},{"key":"ref24","first-page":"1","article-title":"Cost-effective decap selection for beyond die power integrity","author":"chen","year":"2014","journal-title":"Proc DATE"},{"key":"ref23","first-page":"445","article-title":"Improved target impedance and IC transient current measurement for power distribution network design","author":"kim","year":"2010","journal-title":"Proc EMC"},{"key":"ref26","first-page":"1","article-title":"What is ‘partial inductance’?","author":"paul","year":"2008","journal-title":"Proc EMC"},{"journal-title":"Engineering Electromagnetics","year":"1981","author":"hayt","key":"ref25"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08763973.pdf?arnumber=8763973","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:41:01Z","timestamp":1628624461000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8763973\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2928896","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}