{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T00:04:46Z","timestamp":1783037086117,"version":"3.54.6"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61502018"],"award-info":[{"award-number":["61502018"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing Municipal Science and Technology Project","award":["KM201910005031"],"award-info":[{"award-number":["KM201910005031"]}]},{"DOI":"10.13039\/501100003444","name":"Beijing University of Technology","doi-asserted-by":"publisher","award":["2018B07"],"award-info":[{"award-number":["2018B07"]}],"id":[{"id":"10.13039\/501100003444","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2931161","type":"journal-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T15:47:14Z","timestamp":1564069634000},"page":"100993-101008","source":"Crossref","is-referenced-by-count":7,"title":["An Efficient Method of Parallel Multiplication on a Single DSP Slice for Embedded FPGAs"],"prefix":"10.1109","volume":"7","author":[{"given":"Zhangqin","family":"Huang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0892-8642","authenticated-orcid":false,"given":"Shuo","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7378-2766","authenticated-orcid":false,"given":"Weidong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2701365"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2691770"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393146"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474363"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.01.021"},{"key":"ref14","author":"fu","year":"2016","journal-title":"Deep learning with INT8 optimization on Xilinx devices"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23940\/ijpe.17.06.p7.854863"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.88"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1137\/070711761"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF02242355"},{"key":"ref19","first-page":"293","article-title":"Multiplication of many-digital numbers by automatic computers","volume":"145","author":"karatsuba","year":"1962","journal-title":"Dokl Akad Nauk SSSR"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1068"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2360067"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.133"},{"key":"ref3","first-page":"1628","article-title":"Throughput oriented FPGA overlays using DSP blocks","author":"jain","year":"2016","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2629443"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.50"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2567784"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2016.0100"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.02.021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2629421"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3120895.3120909"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-016-0445-x"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056863"},{"key":"ref22","year":"2017","journal-title":"Virtex-5 FPGA XtremeDSP Design Considerations User Guide UG193 (V3 6)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2017.09.010"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.18"},{"key":"ref23","year":"2017","journal-title":"SDSoC Development Environment"},{"key":"ref26","author":"bagni","year":"2016","journal-title":"A Zynq accelerator for floating point matrix multiplication designed with Vivado HLS version 2 0 Xilinx"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339200"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08772177.pdf?arnumber=8772177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:33:04Z","timestamp":1641987184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8772177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2931161","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}