{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T18:24:41Z","timestamp":1767983081909,"version":"3.49.0"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Provincial Science and Technology Fund of Jiangsu Province","award":["BE2018002-2"],"award-info":[{"award-number":["BE2018002-2"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2933463","type":"journal-article","created":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T16:02:25Z","timestamp":1565107345000},"page":"111649-111661","source":"Crossref","is-referenced-by-count":8,"title":["Lowering the Hit Latencies of Low Voltage Caches Based on the Cross-Sensing Timing Speculation SRAM"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8866-7189","authenticated-orcid":false,"given":"Ming","family":"Ling","sequence":"first","affiliation":[{"name":"National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaojing","family":"Shang","sequence":"additional","affiliation":[{"name":"National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shan","family":"Shen","sequence":"additional","affiliation":[{"name":"National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianxiang","family":"Shao","sequence":"additional","affiliation":[{"name":"National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC Systems Engineering Technology Research Center, Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2837862"},{"key":"ref11","article-title":"TS cache: A fast cache with timing-speculation mechanism under low supply voltages","author":"shen","year":"2019","journal-title":"arXiv 1904 11200"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1145\/3240302.3240304","article-title":"Cocoa: Synergistic cache compression and error correction in capacity sensitive last level caches","author":"yan","year":"2018","journal-title":"Proc Int Symp on Memory"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132441"},{"key":"ref16","first-page":"61","article-title":"An out-of-order RISC-V processor with resilient low-voltage operation in 28 nm CMOS","author":"chiu","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479585"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.09.001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522312"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2539038"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418031"},{"key":"ref20","year":"2019","journal-title":"Virtuoso Layout Suite L"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08789418.pdf?arnumber=8789418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T01:01:57Z","timestamp":1755910917000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8789418\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2933463","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}