{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:31:18Z","timestamp":1764174678342,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704005","61627813","61571023"],"award-info":[{"award-number":["61704005","61627813","61571023"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Programme of Introducing Talents of Discipline to Universities","award":["B16001"],"award-info":[{"award-number":["B16001"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2933902","type":"journal-article","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:54:31Z","timestamp":1565294071000},"page":"110463-110471","source":"Crossref","is-referenced-by-count":8,"title":["Multi-Port 1R1W Transpose Magnetic Random Access Memory by Hierarchical Bit-Line Switching"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6685-5576","authenticated-orcid":false,"given":"Liang","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaohao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2772185"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203785"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2912941"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715270"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2901291"},{"key":"ref34","first-page":"49","article-title":"Ultra-fast and high-reliability SOT-MRAM: From cache replacement to normally-off computing","volume":"2","author":"prenat","year":"2015","journal-title":"IEEE Trans Magn"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2543782"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2795039"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3223047"},{"key":"ref15","first-page":"248","article-title":"14.6 A 0.62mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector","author":"bong","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2767033"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3242897"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021745"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124552"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547701"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2864267"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.109"},{"key":"ref3","first-page":"138","article-title":"7.5 A 65nm 0.39-to-140.3TOPS\/W 1-to-12b unified neural network processor using block-circulant-enabled transpose-domain acceleration with \n$8.1\\times$\n higher TOPS\/mm2 and 6T HBST-TRAM-based 2D data-reuse architecture","author":"yue","year":"2019","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"482","article-title":"A 28nm 32Kb embedded 2T2MTJ STT-MRAM macro with 1.3ns read-access time for fast and reliable read applications","author":"yang","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2872584"},{"key":"ref8","first-page":"396","article-title":"23.5 A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture","author":"rho","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2521712"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2376"},{"key":"ref9","first-page":"73","article-title":"Evaluation of spin-Hall-assisted STT-MRAM for cache replacement","author":"chang","year":"2016","journal-title":"IEEE\/ACM Int Symp on Nanoscale Architectures (NANOARCH)"},{"key":"ref1","first-page":"1","article-title":"A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons","author":"seo","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"journal-title":"Structured Matrices and Polynomials - Unified Superfast Algorithms","year":"2012","author":"pan","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/nature10309"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/48\/6\/065001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1063\/1.4863407"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4566"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2907063"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08792054.pdf?arnumber=8792054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T10:04:07Z","timestamp":1643277847000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8792054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2933902","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}