{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:18:50Z","timestamp":1740169130543,"version":"3.37.3"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61602104","61772123","61701099"],"award-info":[{"award-number":["61602104","61772123","61701099"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Education Joint Foundation for Equipment Pre-Research","award":["6141A020333"],"award-info":[{"award-number":["6141A020333"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2936439","type":"journal-article","created":{"date-parts":[[2019,8,22]],"date-time":"2019-08-22T15:36:29Z","timestamp":1566488189000},"page":"115560-115567","source":"Crossref","is-referenced-by-count":0,"title":["A Gaussian Set Sampling Model for Efficient Shared Cache Profiling on Multi-Cores"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4698-4634","authenticated-orcid":false,"given":"Yi","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Zhanwei","family":"Ling","sequence":"additional","affiliation":[]},{"given":"Mingsong","family":"Lv","sequence":"additional","affiliation":[]},{"given":"Nan","family":"Guan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.286300"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336224"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291352"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2000.899754"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.141"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451153"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2151003"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2528521.1508259"},{"journal-title":"Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family","year":"2016","author":"nguyen","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EUC.2014.18"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250709"},{"key":"ref6","first-page":"657","article-title":"Cache QoS: From concept to reality in the Intel Xeon processor E5-2600 v3 product family","author":"herdrich","year":"2016","journal-title":"Proc HPCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830803"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.15"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2700100"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3233182"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2494232.2465756"},{"key":"ref20","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"lingjia tang","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944887"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522315"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446067"},{"key":"ref23","first-page":"76","article-title":"Cache contention and application performance prediction for multi-core systems","author":"xu","year":"2010","journal-title":"Proc IEEE Int Symp Perform Anal Syst Softw (ISPASS)"},{"journal-title":"Introduction to Probability and Statistics for Engineers and Scientists","year":"2014","author":"ross","key":"ref26"},{"journal-title":"First Course in Probability","year":"2014","author":"ross","key":"ref25"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08807151.pdf?arnumber=8807151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:31:28Z","timestamp":1641987088000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8807151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2936439","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}