{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:18:26Z","timestamp":1740169106407,"version":"3.37.3"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"Institute of Electrodynamics and Microelectronics, University of Bremen, Germany"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2937730","type":"journal-article","created":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T16:27:28Z","timestamp":1566923248000},"page":"121931-121948","source":"Crossref","is-referenced-by-count":6,"title":["DRACON: A Dedicated Hardware Infrastructure for Scalable Run-Time Management on Many-Core Systems"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1412-797X","authenticated-orcid":false,"given":"Daniel","family":"Gregorek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jochen","family":"Rust","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Garcia-Ortiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-8800-2_3"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.164"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1217935.1217949"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039392"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753278"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.49"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2517311"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202699"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250683"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6460-1_3"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747938"},{"key":"ref29","article-title":"Overview of swallow—A scalable 480-core system for investigating the performance and energy efficiency of many-core applications and operating systems","author":"hollis","year":"2015","journal-title":"arXiv 1504 06357"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1177\/1094342013477892"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EMWRTS.1996.557849"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.13"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.90"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391664"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.82"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-018-9214-3"},{"key":"ref26","first-page":"234","article-title":"Hardware-assisted decentralized resource management for networks on chip with QoS","author":"hei?wolf","year":"2012","journal-title":"Proc IEEE 26th Int Parallel Distrib Process Symp Workshops PhD Forum"},{"key":"ref25","article-title":"Transaction level analysis for a clustered and hardware-enhanced task manager on homogeneous many-core systems","author":"gregorek","year":"2015","journal-title":"arXiv 1502 02852"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.119"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531805"},{"key":"ref52","first-page":"1","article-title":"Position paper: Towards hardware-assisted decentralized mapping of applications for heterogeneous NoC architectures","author":"weichslgartner","year":"2015","journal-title":"Proc Int Conf Archit Comput Syst (ARCS)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238096"},{"key":"ref11","first-page":"1","article-title":"DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs","author":"b\u00fcter","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/OPNARC.1998.662041"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.26"},{"key":"ref13","first-page":"1","article-title":"Resource management in the tessellation manycore OS","volume":"10","author":"colmenares","year":"2010","journal-title":"Proc HOTPAR"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.79"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICPPW.2012.53"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2133806.2133822"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670342"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.procs.2013.05.333"},{"key":"ref19","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"article-title":"The landscape of parallel computing research: A view from Berkeley","year":"2006","author":"asanovic","key":"ref4"},{"journal-title":"AMBA Specification Rev 2 0","year":"1999","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176639"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"ref8","first-page":"43","article-title":"Corey: An operating system for many cores","author":"boyd-wickizer","year":"2008","journal-title":"Proc 8th USENIX Symp Operat Syst Design Implement"},{"key":"ref7","first-page":"746","article-title":"Thousand core Chips—A technology perspective","author":"borkar","year":"2007","journal-title":"Proc DAC"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1217196.1217198"},{"key":"ref9","first-page":"1","article-title":"An analysis of Linux scalability to many cores","author":"boyd-wickizer","year":"2010","journal-title":"Proc OSDI"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018132"},{"journal-title":"Plasma - most MIPS I (TM) opcodes Overview","year":"2012","author":"rhoads","key":"ref45"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1002\/0470121173"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0305-4"},{"key":"ref41","first-page":"1","article-title":"A case for increased operating system support in chip multi-processors","author":"nellans","year":"2005","journal-title":"Proc of 2nd IBM Watson P=ac"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878259"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1587\/elex.5.296"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08815717.pdf?arnumber=8815717","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:31:13Z","timestamp":1641987073000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8815717\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2937730","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}