{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:08:52Z","timestamp":1761419332029,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2937922","type":"journal-article","created":{"date-parts":[[2019,8,27]],"date-time":"2019-08-27T20:27:28Z","timestamp":1566937648000},"page":"125240-125252","source":"Crossref","is-referenced-by-count":4,"title":["A Thomas Algorithm-Based Generic Approach for Modeling of Power Supply Induced Jitter in CMOS Buffers"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9109-2948","authenticated-orcid":false,"given":"Jai Narayan","family":"Tripathi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammed Suhail","family":"Illikkal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hitesh","family":"Shrimali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramachandra","family":"Achar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812310"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2611009"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2017.2760740"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2017.8077937"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2018.2878354"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2014.6898945"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SaPIW.2016.7496259"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105382"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2012.6351789"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2018.2821680"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014239"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2016.2517635"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SaPIW.2019.8781658"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2017.2764867"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295933"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.2007.4387157"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2017.2725270"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2760010"},{"journal-title":"Jitter Noise and Signal Integrity at High-Speed","year":"2007","author":"li","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2012.2226723"},{"journal-title":"High-Speed Signaling Jitter Modeling Analysis and Budgeting","year":"2012","author":"oh","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2014.2388236"},{"journal-title":"Elliptic problems in linear difference equations over a network","year":"1949","author":"thomas","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2018.2797122"},{"journal-title":"Operation and Modeling of the MOS Transistor (The Oxford Series in Electrical and Computer Engineering)","year":"2004","author":"tsividis","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SPIN.2019.8711770"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2711480"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"ref25"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08815750.pdf?arnumber=8815750","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:41:04Z","timestamp":1628624464000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8815750\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2937922","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}