{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T04:15:09Z","timestamp":1781324109416,"version":"3.54.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2939858","type":"journal-article","created":{"date-parts":[[2019,9,6]],"date-time":"2019-09-06T19:57:31Z","timestamp":1567799851000},"page":"128153-128161","source":"Crossref","is-referenced-by-count":44,"title":["ACME: A Tool to Improve Configuration Memory Fault Injection in SRAM-Based FPGAs"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4458-9761","authenticated-orcid":false,"given":"Luis Alberto","family":"Aranda","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alfonso","family":"Sanchez-Macian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref30","author":"waterman","year":"2019","journal-title":"The RISC-V Instruction Set Manual Volume I User-Level ISA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1985.4334098"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(03)00063-5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/23.340618"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.61"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2018.2812719"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.06.017"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(02)00127-1"},{"key":"ref17","article-title":"Single event upset simulation tool functional description","author":"gonzalez","year":"2004"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.904078"},{"key":"ref19","year":"2015","journal-title":"Soft Error Mitigation Controller LogiCORE IP Product Guide (PG036)"},{"key":"ref28","year":"2016","journal-title":"7 Series—SEM IP—How to Use the SEM IP Error Report to Look Up Bit Error Locations Using Essential Bit Data in an EBD File? Xilinx AR# 67337"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1142\/9789812794703_0012"},{"key":"ref27","author":"maestro","year":"2019","journal-title":"ARIES Research Center Website Universidad Nebrija"},{"key":"ref3","article-title":"Spacecraft environments interactions: Space radiation and its effects on electronic systems","author":"howard","year":"1999"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813197"},{"key":"ref29","year":"2016","journal-title":"UltraScale—SEM IP—How to Use the SEM IP Error Report to Look Up Bit Error Locations Using Essential Bit Data in the EBD File? Xilinx AR# 67086"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.812927"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/23.903774"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.030"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676475"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2011.6131392"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.904080"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.45"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491825"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378216"},{"key":"ref26","author":"le","year":"2012","journal-title":"Soft error mitigation using prioritized essential bits Version 1 0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08826250.pdf?arnumber=8826250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:40:46Z","timestamp":1628624446000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8826250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2939858","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}