{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,22]],"date-time":"2026-10-22T22:35:05Z","timestamp":1792708505396,"version":"4.5.0"},"reference-count":57,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100007135","name":"University of Tennessee","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007135","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8750-19-1-0025"],"award-info":[{"award-number":["FA8750-19-1-0025"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2941772","type":"journal-article","created":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T20:00:27Z","timestamp":1568836827000},"page":"135606-135620","source":"Crossref","is-referenced-by-count":117,"title":["A Review of Spiking Neuromorphic Hardware Communication Systems"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5448-4667","authenticated-orcid":false,"given":"Aaron R.","family":"Young","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, The University of Tennessee Knoxville, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark E.","family":"Dean","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, The University of Tennessee Knoxville, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James S.","family":"Plank","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, The University of Tennessee Knoxville, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Garrett S.","family":"Rose","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, The University of Tennessee Knoxville, Knoxville, TN, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.33"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378041"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-015-5511-7"},{"key":"ref31","year":"2019","journal-title":"Loihi&#x2014;Intel"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541501"},{"key":"ref36","author":"chudler","year":"2019","journal-title":"The Hows Whats and Whos of Neuroscience"},{"key":"ref35","year":"2017","journal-title":"Action Potentials and Synapses"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08123-6_11"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2013.6707078"},{"key":"ref27","article-title":"Spinnaker2&#x2014;Towards extremely efficient digital neuromorphics and multi-scale brain emulation","author":"hoppner","year":"2018","journal-title":"Proc of NIC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055294"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2008.4633828"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00117"},{"key":"ref24","article-title":"Towards the second generation brainscales system","author":"schemmel","year":"2018","journal-title":"Proc of NIC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.05.003"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2019.2908079"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2009.17"},{"key":"ref50","year":"2019","journal-title":"Spinnaker Project&#x2014;Boards and Machines"},{"key":"ref51","year":"2019","journal-title":"Spinnaker Project&#x2014;System Software"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2019.2903009"},{"key":"ref56","year":"2019","journal-title":"Intel&#x2019;s Pohoiki Beach A 64-Chip Neuromorphic System Delivers Breakthrough Results in Research Tests"},{"key":"ref55","article-title":"Building and operating large-scale spinnaker machines","author":"heathcote","year":"2016"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.142"},{"key":"ref53","author":"davison","year":"2019","journal-title":"HBP Neuromorphic Computing Platform Guidebook"},{"key":"ref52","year":"2019","journal-title":"Hardware"},{"key":"ref10","first-page":"25","article-title":"Neuromorphic computing: A post-Moore&#x2019;s Law complementary architecture","author":"schuman","year":"2016","journal-title":"Proc Int Workshop Post-Moore&#x2019;s Era Supercomput (PMES)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2018.00891"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.11"},{"key":"ref12","article-title":"Low-power neuromorphic hardware for signal processing applications","author":"rajendran","year":"2019","journal-title":"arXiv 1901 03690"},{"key":"ref13","article-title":"A survey of neuromorphic computing and neural networks in hardware","author":"schuman","year":"2017","journal-title":"arXiv 1705 06963"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3304103"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284184"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2881432"},{"key":"ref18","first-page":"39","article-title":"Introducing the human brain project","volume":"7","author":"markram","year":"2011","journal-title":"Proc 2nd Eur Future Technol Conf Exhib (FET)"},{"key":"ref19","year":"2019","journal-title":"Short Overview of the Human Brain Project"},{"key":"ref4","first-page":"397","article-title":"Dynamical systems in neuroscience: The geometry of excitability and bursting","volume":"50","author":"izhikevich","year":"2008","journal-title":"SIAM Review"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/nrn1848"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jneumeth.2012.03.001"},{"key":"ref5","first-page":"1","article-title":"The cat is out of the bag: Cortical simulations with 109 neurons, 1013 synapses","author":"ananthanarayanan","year":"2009","journal-title":"Proc Conf High Perform Comput Netw Storage Anal"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2017.01.003"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/cne.21974"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2018.00026"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.17"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1007\/s40295-018-00140-5"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692992"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541600"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887979"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2579605"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.21236\/ADA447727"},{"key":"ref43","article-title":"Programming in VLSI: From communicating processes to delay-insensitive circuits","author":"martin","year":"1989"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08843969.pdf?arnumber=8843969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,9,9]],"date-time":"2022-09-09T20:48:55Z","timestamp":1662756535000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8843969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":57,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2941772","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}