{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T06:04:53Z","timestamp":1771049093081,"version":"3.50.1"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"name":"TU Wien Bibliothek for financial support through its Open Access Funding Program"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2945622","type":"journal-article","created":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T19:51:32Z","timestamp":1570218692000},"page":"145324-145339","source":"Crossref","is-referenced-by-count":3,"title":["Architectural-Space Exploration of Heterogeneous Reliability and Checkpointing Modes for Out-of-Order Superscalar Processors"],"prefix":"10.1109","volume":"7","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0557-2166","authenticated-orcid":false,"given":"Bharath Srinivas","family":"Prabakaran","sequence":"first","affiliation":[]},{"given":"Mihika","family":"Dave","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Kriebel","sequence":"additional","affiliation":[]},{"given":"Semeen","family":"Rehman","sequence":"additional","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457242"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref33","first-page":"171","article-title":"A survey on fault injection techniques","volume":"1","author":"ziade","year":"2004","journal-title":"Int Arab J Inf Technol"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975296"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref30","year":"2019","journal-title":"HBICT"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028926"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039408"},{"key":"ref28","year":"2019","journal-title":"DMTCP"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161063"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006248"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref20","author":"johnson","year":"1991","journal-title":"Superscalar Microprocessor Design"},{"key":"ref22","author":"corporation","year":"1999","journal-title":"Alpha 21264 Microprocessor Hardware Reference Manual"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17391"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.668981"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926955"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593094"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2439640"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474219"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2017.8244440"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1994.307864"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/16.278509"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref16","year":"2019","journal-title":"LEON3FT-RTAX Fault-Tolerant Processor"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1147\/rd.62.0200","article-title":"The use of triple-modular redundancy to improve computer reliability","volume":"6","author":"lyons","year":"1962","journal-title":"IBM J Res Develop"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1464052.1464099"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736063"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.104"},{"key":"ref6","first-page":"875","article-title":"Reli: Hardware\/software Checkpoint and Recovery scheme for embedded processors","author":"li","year":"2012","journal-title":"Proc Conf Design Automation Test Eur"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003566"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1990.89337"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2961059"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/24.994913"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.98"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013273"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/339647.339652","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5367-y"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113843"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798243"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2112379"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08859234.pdf?arnumber=8859234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,1]],"date-time":"2022-10-01T01:17:29Z","timestamp":1664587049000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8859234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":52,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2945622","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}