{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:18:50Z","timestamp":1740169130422,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61674041"],"award-info":[{"award-number":["61674041"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Alibaba Innovative Research (AIR) Program"},{"name":"IBM Faculty Award"},{"DOI":"10.13039\/501100003395","name":"Shanghai Municipal Education Commission","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003395","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Pioneering Project of Academy for Engineering and Technology"},{"name":"Fudan-CIOMP Joint Fund"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1109\/access.2019.2946907","type":"journal-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T19:55:56Z","timestamp":1570823756000},"page":"149097-149104","source":"Crossref","is-referenced-by-count":6,"title":["A Compact 32-Pixel TU-Oriented and SRAM-Free Intra Prediction VLSI Architecture for HEVC Decoder"],"prefix":"10.1109","volume":"7","author":[{"given":"Yibo","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3467-7496","authenticated-orcid":false,"given":"Genwei","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-48890-5_46"},{"key":"ref11","first-page":"1","article-title":"A high performance and low energy intra prediction hardware for HEVC video decoding","author":"kalali","year":"2012","journal-title":"Proc Design Archit Signal Image Process"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2014.6868758"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2428571"},{"key":"ref14","first-page":"2634","article-title":"41.7 BN-pixels\/s reconfigurable intra prediction architecture for HEVC \n$2560\\times1600$\n encoder","author":"liu","year":"2013","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process"},{"key":"ref15","first-page":"1","article-title":"A highly pipelined VLSI architecture for all modes and block sizes intra prediction in HEVC encoder","author":"liu","year":"2013","journal-title":"10th IEEE Int ASIC Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616362"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2276862"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VCIP.2014.7051538"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221525"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223011"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275571"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025254"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2016.2593618"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SSIAI.2014.6806021"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","article-title":"overview of the h.264\/avc video coding standard","volume":"13","author":"wiegand","year":"2003","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E98.A.2519"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025421"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284362"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468915"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2469113"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8600701\/08865037.pdf?arnumber=8865037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T19:40:22Z","timestamp":1628624422000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8865037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2946907","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2019]]}}}