{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:10:14Z","timestamp":1787011814225,"version":"build-2736575974"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100004733","name":"Universidade de Macau","doi-asserted-by":"publisher","award":["MYRG2017-00167-AMSV"],"award-info":[{"award-number":["MYRG2017-00167-AMSV"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Macau Science and Technology Development Fund (FDCT)\u2014SKL Fund"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2019.2962060","type":"journal-article","created":{"date-parts":[[2019,12,24]],"date-time":"2019-12-24T19:34:38Z","timestamp":1577216078000},"page":"2222-2232","source":"Crossref","is-referenced-by-count":26,"title":["A 10.6-mW 26.4-GHz Dual-Loop Type-II Phase-Locked Loop Using Dynamic Frequency Detector and Phase Detector"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8539-8481","authenticated-orcid":false,"given":"Zunsong","family":"Yang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2794-1324","authenticated-orcid":false,"given":"Yong","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4883-160X","authenticated-orcid":false,"given":"Shiheng","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3579-8740","authenticated-orcid":false,"given":"Pui-In","family":"Mak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2821-648X","authenticated-orcid":false,"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2759166"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2905767"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2851499"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref15","first-page":"282","article-title":"A 6.5 mW inductorless CMOS frequency divider-by-4 operating up to 70 GHz","author":"ghilioni","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Tech Dig"},{"key":"ref16","first-page":"1","article-title":"A 4.8 mW inductorless CMOS frequency divider-by-4 with more than 60% fractional bandwidth up to 70 GHz","author":"ghilioni","year":"2012","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258793"},{"key":"ref18","first-page":"1","article-title":"A 25–102 GHz 2.81-5.64 mW tunable divide-by-4 in 28 nm CMOS","author":"vigilante","year":"2015","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref19","first-page":"86","article-title":"A \n$6.5\\times7\\,\\,\\mu\\text{m}^{2}\\,\\,0.98$\n-to-1.5 mW non-self-oscillation-mode frequency divider-by-2 achieving a single-band untuned locking range of 166.6% (4 to 44 GHz)","volume":"1","author":"chen","year":"2019","journal-title":"IEEE L Solid- State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313832"},{"key":"ref3","first-page":"1","article-title":"A 13.1-to-28 GHz fractional-N PLL in 32 nm SOI CMOS with a \n$\\Delta\\Sigma$\n noise-cancellation scheme","author":"ferriss","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746317"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2299273"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977324"},{"key":"ref7","first-page":"352","article-title":"A 56.4-to-63.4 GHz spurious-free all-digital fractional-N PLL in 65 nm CMOS","author":"wu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361351"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417895"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872871"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681801"},{"key":"ref22","first-page":"258","article-title":"A 76fsrms Jitter and ?40 dBc integrated-phase-noise 28-to-31 GHz frequency synthesizer based on digital sub-sampling PLL using optimally spaced voltage comparators and background loop-gain optimization","author":"kim","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835833"},{"key":"ref24","first-page":"270","article-title":"A 25.4-to-29.5 GHz 10.2 mW isolated sub-sampling PLL achieving ?252.9 dB jitter-power FoM and ?63 dBc reference spur","author":"yang","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref23","first-page":"31","article-title":"A 40 GHz PLL with ?92.5 dBc\/Hz in-band phase noise and 104 fs-RMS-jitter","author":"chen","year":"2017","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/08941136.pdf?arnumber=8941136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:36:08Z","timestamp":1641987368000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8941136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2962060","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}