{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:19:03Z","timestamp":1740169143686,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003621","name":"Ministry of Science, ICT and Future Planning","doi-asserted-by":"publisher","award":["NRF2019R1A2C2005099"],"award-info":[{"award-number":["NRF2019R1A2C2005099"]}],"id":[{"id":"10.13039\/501100003621","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002701","name":"Ministry of Education","doi-asserted-by":"publisher","award":["NRF2018R1A6A1A03025109"],"award-info":[{"award-number":["NRF2018R1A6A1A03025109"]}],"id":[{"id":"10.13039\/501100002701","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003696","name":"Electronics and Telecommunications Research Institute","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003696","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korean Government","award":["19ZH1100"],"award-info":[{"award-number":["19ZH1100"]}]},{"name":"Development of Flexible Simulation Learning Management Platform for Mixed Real-Virtual Data.\u201d"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2019.2962253","type":"journal-article","created":{"date-parts":[[2019,12,25]],"date-time":"2019-12-25T15:52:27Z","timestamp":1577289147000},"page":"2670-2686","source":"Crossref","is-referenced-by-count":2,"title":["Fast and Cycle-Accurate Simulation of RTL NoC Designs Using Test-Driven Cellular Automata"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8159-9910","authenticated-orcid":false,"given":"Moon Gi","family":"Seok","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1326-9485","authenticated-orcid":false,"given":"Hessam S.","family":"Sarjoughian","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4826-7949","authenticated-orcid":false,"given":"Changbeom","family":"Choi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5560-873X","authenticated-orcid":false,"given":"Daejin","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275248"},{"key":"ref11","article-title":"Modeling and verification of network-on-chip using constrained-DEVS","author":"gholami","year":"2017","journal-title":"Proc TMS\/DEVS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287648"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/1763.001.0001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1142\/S0219525904000202"},{"journal-title":"Cellular Automata Modeling of Physical Systems","year":"2012","author":"chopard","key":"ref15"},{"journal-title":"Microarchitecture of Network-on-Chip Routers A Designer's Perspective","year":"2014","author":"dimitrakopoulos","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579330"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669145"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1155\/2015\/570836"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457072"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NoCS.2013.6558403"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2005.1600805"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364440"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411154"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364438"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2012.09.014"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2178620"},{"journal-title":"Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms","year":"2006","author":"kogel","key":"ref9"},{"year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2519916"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"article-title":"Efficient microarchitecture for network-on-chip routers","year":"2012","author":"becker","key":"ref23"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/08943201.pdf?arnumber=8943201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:35:47Z","timestamp":1641987347000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8943201\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/access.2019.2962253","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}