{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:19:34Z","timestamp":1740169174878,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["NRF-2015M3D1A1070465"],"award-info":[{"award-number":["NRF-2015M3D1A1070465"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Science (MSIT) and ICT, South Korea, under the Information Technology Research Center","award":["IITP-2020-2018-0-01433)"],"award-info":[{"award-number":["IITP-2020-2018-0-01433)"]}]},{"DOI":"10.13039\/501100010418","name":"Institute for Information and communications Technology Promotion","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Industrial Strategic Technology Development Program","award":["10077445"],"award-info":[{"award-number":["10077445"]}]},{"name":"Development of SoC Technology based on Spiking Neural Cell for smart mobile and IoT Devices"},{"DOI":"10.13039\/501100003052","name":"Ministry of Trade, Industry and Energy","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2968081","type":"journal-article","created":{"date-parts":[[2020,1,20]],"date-time":"2020-01-20T20:43:47Z","timestamp":1579553027000},"page":"19783-19798","source":"Crossref","is-referenced-by-count":5,"title":["Domain Wall Memory-Based Design of Deep Neural Network Convolutional Layers"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2306-9735","authenticated-orcid":false,"given":"Jinil","family":"Chung","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4631-7412","authenticated-orcid":false,"given":"Woong","family":"Choi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3251-0024","authenticated-orcid":false,"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8753-490X","authenticated-orcid":false,"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","first-page":"1","article-title":"Content addressable memory based binarized neural network accelerator using time-domain signal processing","author":"choi","year":"2018","journal-title":"Proc 55th ACM\/ESDA\/IEEE Design Automat Conf (DAC)"},{"key":"ref10","first-page":"4909","article-title":"Bayesian optimized 1-bit CNNs","author":"gu","year":"2019","journal-title":"Proc IEEE Int Conf Comput Vis"},{"key":"ref11","first-page":"1","article-title":"Path to a terabyte of on-chip memory for petabit per second bandwidth with < 5 Watts of power","author":"ghosh","year":"2013","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPA\/IUCC.2017.00061"},{"key":"ref14","article-title":"RNN-Fast: An accelerator for recurrent neural networks using domain wall memory","author":"samavatian","year":"2018","journal-title":"arXiv 1812 07609"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2497558"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934602"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"},{"article-title":"Spintronic memory and logic: From atoms to systems","year":"2011","author":"augustine","key":"ref18"},{"article-title":"Current driven dynamics of magnetic domain walls in permalloy nanowires","year":"2006","author":"hayashi","key":"ref19"},{"key":"ref28","article-title":"Discovering low-precision networks close to full-precision networks for efficient embedded inference","author":"mckinstry","year":"2018","journal-title":"arXiv 1809 04191"},{"key":"ref4","first-page":"1","article-title":"In-datacenter performance analysis of a tensor processing unit","author":"jouppi","year":"2017","journal-title":"ACM Proc Int Symp Comput Arch"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000409"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref6","article-title":"Binarized neural networks: Training deep neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv 1602 02830 [cs]"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00448"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref8","article-title":"DoReFa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"zhou","year":"2016","journal-title":"arXiv 1606 06160 [cs]"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref9","first-page":"2625","article-title":"How to train a compact binary neural network with high accuracy?","author":"tang","year":"2017","journal-title":"Proc 31st AAAI Conf Artif Intell"},{"key":"ref1","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593161"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871623"},{"journal-title":"CS231n Convolutional Neural Networks for Visual Recognition","year":"2019","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2712626"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2017.95"},{"journal-title":"CMOS Digital Circuit Design-No Text","year":"2010","author":"baker","key":"ref26"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref25"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/08963965.pdf?arnumber=8963965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:56:09Z","timestamp":1642002969000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8963965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2968081","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}