{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T15:20:55Z","timestamp":1782314455403,"version":"3.54.5"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","award":["722325"],"award-info":[{"award-number":["722325"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2968139","type":"journal-article","created":{"date-parts":[[2020,1,20]],"date-time":"2020-01-20T20:43:47Z","timestamp":1579553027000},"page":"16893-16912","source":"Crossref","is-referenced-by-count":12,"title":["An On-Line Testing Technique for the Scheduler Memory of a GPGPU"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7512-5356","authenticated-orcid":false,"given":"Stefano Di","family":"Carlo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5957-5624","authenticated-orcid":false,"given":"Josie E. Rodriguez","family":"Condia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2899-7669","authenticated-orcid":false,"given":"Matteo Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.04.015"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474174"},{"key":"ref33","first-page":"1","article-title":"Statistical fault injection-based AVF analysis of a GPU architecture","volume":"12","author":"farazmand","year":"2012","journal-title":"Proc SELSE"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651908"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604088"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569353"},{"key":"ref37","first-page":"1","article-title":"An improved fault mitigation strategy for CUDA Fermi GPUs","author":"di carlo","year":"2014","journal-title":"Proc Dependable GPU Comput workshop"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1016\/j.jpdc.2016.01.001","article-title":"A software scheduling solution to avoid corrupted units on GPUs","volume":"90","author":"defour","year":"2016","journal-title":"J Parallel Distrib Comput"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.07.035"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483346"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.166"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2019.8724672"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139154"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457210"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2010.5512758"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.43"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1109\/TCAD.2004.839486","article-title":"Effective software-based self-test strategies for on-line periodic testing of embedded processors","volume":"24","author":"paschalis","year":"2005","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2498546"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138771"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS-EERC.2015.26"},{"key":"ref19","first-page":"1","article-title":"Software-based self-test of processors under power constraints","author":"zhou","year":"2006","journal-title":"Proc Design Autom Test Eur Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483336"},{"key":"ref4","first-page":"52","year":"2012","journal-title":"DS52076A 16-bit CPU Self-Test Library User s Guide"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491821"},{"key":"ref3","year":"2018","journal-title":"Infineon Technologies"},{"key":"ref6","year":"2018","journal-title":"Renesas Technology"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2009.31"},{"key":"ref5","year":"2018","journal-title":"ARM Technologies"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"ref7","year":"2009","journal-title":"NVIDIAs Next Generation CUDA Compute Architecture Fermi"},{"key":"ref2","year":"2016","journal-title":"Guidelines for Obtaining IEC60335 Class B Certification in an STM8 Application"},{"key":"ref9","first-page":"108","year":"2017","journal-title":"V100 GPU architecture The world’s most advanced data center GPU"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.5"},{"key":"ref46","author":"di carlo","year":"2009","journal-title":"Models in Hardware Testing-Lecture Notes of the Forum in Honor of Christian Landrault"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2643663"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090716"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841923"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2538800"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.49"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893650"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.55"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2019.8735047"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138730"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437646"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/08963963.pdf?arnumber=8963963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T10:43:53Z","timestamp":1643280233000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8963963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2968139","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}