{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:08:59Z","timestamp":1781194139700,"version":"3.54.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Ministry of Science and Technology of the People's Republic of China","doi-asserted-by":"publisher","award":["2016YFB1000400"],"award-info":[{"award-number":["2016YFB1000400"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Key Program of China","award":["JZX2017-1585\/Y479"],"award-info":[{"award-number":["JZX2017-1585\/Y479"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61802420"],"award-info":[{"award-number":["61802420"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2970683","type":"journal-article","created":{"date-parts":[[2020,1,30]],"date-time":"2020-01-30T21:32:02Z","timestamp":1580419922000},"page":"23440-23456","source":"Crossref","is-referenced-by-count":16,"title":["P4 to FPGA-A Fast Approach for Generating Efficient Network Processors"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6079-0313","authenticated-orcid":false,"given":"Zhuang","family":"Cao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3587-0917","authenticated-orcid":false,"given":"Huayou","family":"Su","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8796-6187","authenticated-orcid":false,"given":"Qianming","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6233-6800","authenticated-orcid":false,"given":"Junzhong","family":"Shen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5875-3297","authenticated-orcid":false,"given":"Mei","family":"Wen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0944-2708","authenticated-orcid":false,"given":"Chunyuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2396556.2396558"},{"key":"ref38","year":"2019","journal-title":"Tutorials"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.3390\/sym11101265"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.12"},{"key":"ref31","first-page":"147","article-title":"P4-compatible high-level synthesis of low latency 100 Gb\/s streaming packet parsers in FPGAs","author":"da silva","year":"2018","journal-title":"Proc FPGA"},{"key":"ref30","first-page":"77","article-title":"Low-latency modular packet header parser for FPGA","author":"pu\u0161","year":"2012","journal-title":"Proc Proc ACM ANCS"},{"key":"ref37","year":"2018","journal-title":"The P4 Compiler"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2636294"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2822311"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2849925"},{"key":"ref10","year":"2013","journal-title":"Intel Ethernet Switch FM6000 Series"},{"key":"ref40","first-page":"69","article-title":"Bluespec system verilog: Efficient, correct RTL from high level specifications","author":"nikhil","year":"2004","journal-title":"Proc of ACM\/IEEE MEMOCODE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2656877.2656890"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934897"},{"key":"ref13","year":"2018","journal-title":"P416 Language Specification"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.46"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1355734.1355746"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2491185.2491199"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2018.2839348"},{"key":"ref18","year":"2013","journal-title":"Xilinx Introduces SDNet & ‘Softly’ Defined Networks"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.19"},{"key":"ref28","first-page":"459","article-title":"Emu: Rapid prototyping of networking services","author":"sultana","year":"2017","journal-title":"Proc USENIX ATC"},{"key":"ref4","year":"2018","journal-title":"Network Switches"},{"key":"ref27","first-page":"87","article-title":"P4-TO-VHDL","volume":"20","author":"benek","year":"2018","journal-title":"SIGCOMM Comput Commun Rev"},{"key":"ref3","year":"2018","journal-title":"Switches for every network"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/sec.1737"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2013.6665172"},{"key":"ref5","author":"morgan","year":"2004","journal-title":"Intel IXP2XXX Network Processor Architecture Overview"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3098822.3098823"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2486001.2486011"},{"key":"ref2","author":"lovato","year":"2018","journal-title":"Data Plane Development Kit (DPDK) Further Accelerates Packet Processing Workloads Issues Most Robust Platform Release to Date"},{"key":"ref9","year":"2018","journal-title":"Tofino"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/319344.319166"},{"key":"ref20","year":"2019","journal-title":"Software Development"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.61"},{"key":"ref21","author":"zhong","year":"2018","journal-title":"P4 based packet processing with Xilinx"},{"key":"ref42","year":"2014","journal-title":"Cavium and XPliant Introduce a Fully Programmable Switch Silicon Family Scaling to 3 2 Terabits Per Second"},{"key":"ref24","year":"2018","journal-title":"NetFPGA GitHub Organization"},{"key":"ref41","first-page":"103","article-title":"Compiling packet programs to reconfigurable switches","author":"jose","year":"2015","journal-title":"Proc NSDI"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2785956.2790029"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.10.012"},{"key":"ref43","first-page":"12","article-title":"SSL protocol","volume":"2011","author":"freier","year":"0","journal-title":"The Secure Sockets Layer (SSL) Protocol Version 3 0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3050220.3050234"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/08976091.pdf?arnumber=8976091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:56:06Z","timestamp":1642002966000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8976091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2970683","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}