{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:13:22Z","timestamp":1776442402791,"version":"3.51.2"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2978632","type":"journal-article","created":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T00:30:28Z","timestamp":1583454628000},"page":"116226-116238","source":"Crossref","is-referenced-by-count":3,"title":["An Optimized Frame-Driven Routing Algorithm for Reconfigurable SRAM-Based FPGAs"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5099-9359","authenticated-orcid":false,"given":"Ludovica","family":"Bozzoli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3080-2560","authenticated-orcid":false,"given":"Luca","family":"Sterpone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842930"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1266","DOI":"10.1109\/43.952745","article-title":"Generic ILP-based approaches for time-multiplexed FPGA partitioning","volume":"20","author":"wu","year":"2001","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.242439"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.18"},{"key":"ref37","article-title":"Energy reduction with run-time partial reconfiguration","author":"liu","year":"2009"},{"key":"ref36","year":"0"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1959.5222693"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2314390"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2017.8046361"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2291659"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78890-6_26"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/AE.2017.8053605"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.65"},{"key":"ref16","year":"2016","journal-title":"Series FPGAs Configurable Logic Block User Guide UG474 (v1 7)"},{"key":"ref17","first-page":"1","article-title":"COMET: A configuration memory tool to analyze, visualize and manipulate FPGAs bitstream","author":"bozzoli","year":"2018","journal-title":"Proc ARCS Workshop 31th Int Conf Archit Comput Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2001422"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2330742"},{"key":"ref28","year":"2019","journal-title":"Vivado Design Suite User Guide Implementation UG904 (V2019 2)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.55"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/RME.2005.1543031"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2404212"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.80"},{"key":"ref29","article-title":"Systems on silicon","author":"hauck","year":"2008","journal-title":"Reconfigurable Computing The Theory and Practice of FPGA-Based Computation"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"504","DOI":"10.1109\/TVLSI.2008.917551","article-title":"A multilayer framework supporting autonomous run-time partial reconfiguration","volume":"16","author":"tan","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","year":"2018","journal-title":"7 Series FPGAs Configuration User Guide UG470 (v1 11)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050176"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.65"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2008.4526471"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.25"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2037916"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.67"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927114"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339224"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809240"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.20"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.365127"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09025243.pdf?arnumber=9025243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T01:09:45Z","timestamp":1641949785000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9025243\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2978632","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}