{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,16]],"date-time":"2026-02-16T16:25:41Z","timestamp":1771259141844,"version":"3.50.1"},"reference-count":71,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2981540","type":"journal-article","created":{"date-parts":[[2020,3,17]],"date-time":"2020-03-17T21:04:29Z","timestamp":1584479069000},"page":"59290-59304","source":"Crossref","is-referenced-by-count":5,"title":["Packet Processing Architecture Using Last-Level-Cache Slices and Interleaved 3D-Stacked DRAM"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4060-0396","authenticated-orcid":false,"given":"Tomohiro","family":"Korikawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6254-2073","authenticated-orcid":false,"given":"Akio","family":"Kawabata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2860-2930","authenticated-orcid":false,"given":"Fujun","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2177-5027","authenticated-orcid":false,"given":"Eiji","family":"Oki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref71","year":"2020","journal-title":"Intel stratix 10 mx fpgas Intel"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00052"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2498549"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989093"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657041"},{"key":"ref31","first-page":"132c","article-title":"A 22 nm 2.5 MB slice on-die L3 cache for the next generation Xeon processor","author":"chen","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.56"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.51"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2700298"},{"key":"ref35","first-page":"635","article-title":"PIM architecture exploration for HMC","author":"han","year":"2016","journal-title":"Proc IEEE Asia Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref34","article-title":"Thermal feasibility of die-stacked processing in memory","author":"eckert","year":"2014","journal-title":"Proc 47th IEEE\/ACM Int Symp Microarchitecture (MICRO-47)"},{"key":"ref60","year":"2020","journal-title":"High Bandwidth Memory (HBM2) Controller and PHY"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.203"},{"key":"ref61","year":"2020","journal-title":"AXI High Bandwidth Memory Controller v1 0"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3155921.3158429"},{"key":"ref28","year":"2019","journal-title":"Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2933491"},{"key":"ref27","author":"kumar","year":"2019","journal-title":"The new Intel Xeon Scalable Processor (formerly Skylake-SP)"},{"key":"ref65","year":"2020","journal-title":"New Intel Mesh Architecture The ‘Superhighway’ of the Data Center"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303977"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258815"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167757"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00018"},{"key":"ref2","year":"2019","journal-title":"PCI-SIG Single Root I\/O Virtualization (SR-IOV) Support in Intel Virtualization Technology for Connectivity"},{"key":"ref1","year":"2019","journal-title":"Intel data plane development kit"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1851275.1851207"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021752"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1998.662938"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2019.8807993"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2600601"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920877"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835921"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3106233"},{"key":"ref59","year":"2020","journal-title":"High Bandwidth Memory (HBM2) Interface Intel FPGA IP User Guide"},{"key":"ref58","year":"2020","journal-title":"Xilinx HMC Controller PG216—XHMC V1 0 Product Guide (V1 0)"},{"key":"ref57","year":"2020","journal-title":"Hybrid memory cube controller IP core user guide"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322219"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902636"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/71.139201"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2017.23"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820523"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/S1389-1286(02)00424-3"},{"key":"ref15","first-page":"707","article-title":"High-performance IP routing table lookup using CPU caching","volume":"41","author":"chiueh","year":"2003","journal-title":"Proc IEEE INFOCOM Conf Comput Commun 18th Annu Joint Conf IEEE Comput Commun Soc Future Now"},{"key":"ref16","first-page":"295","article-title":"Towards understanding modern Web traffic","author":"ihm","year":"2011","journal-title":"Proc ACM SIGCOMM Conf Internet Meas Conf (IMC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2002.803905"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.137"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1999.749260"},{"key":"ref4","year":"2019","journal-title":"Lagopus Switch a high performance software OpenFlow 1 3 switch"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629578"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2018.8422638"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2829988.2787474"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2017.8280131"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.4"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6020005"},{"key":"ref9","first-page":"107","article-title":"A customizable matrix multiplication framework for the intel HARPv2 Xeon+FPGA platform: A deep learning case study","author":"moss","year":"2018","journal-title":"Proc ACM\/SIGDA FPGA"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.16"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2529621"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.248"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2014.0150"},{"key":"ref41","year":"2019","journal-title":"Hybrid Memory Cube Specification 2 1"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2716282.2716283"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1587\/elex.14.20170324"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09039620.pdf?arnumber=9039620","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T18:46:44Z","timestamp":1643309204000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9039620\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":71,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2981540","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}