{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,15]],"date-time":"2026-06-15T10:27:32Z","timestamp":1781519252408,"version":"3.54.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100002855","name":"Project of the National High Technology Research and Development Program (863 Program) through the 14 nm Technology Generation Silicon-Based Novel Devices and Key Crafts Research of China","doi-asserted-by":"publisher","award":["2015AA016501"],"award-info":[{"award-number":["2015AA016501"]}],"id":[{"id":"10.13039\/501100002855","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["2019PTB-016"],"award-info":[{"award-number":["2019PTB-016"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2983724","type":"journal-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T19:51:14Z","timestamp":1585338674000},"page":"62181-62190","source":"Crossref","is-referenced-by-count":18,"title":["A Simulation Study of Gate-All-Around Nanowire Transistor With a Core-Substrate"],"prefix":"10.1109","volume":"8","author":[{"given":"Ke","family":"Han","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2194-0686","authenticated-orcid":false,"given":"Yannan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhongliang","family":"Deng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2924439"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.896598"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2933756"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2243151"},{"key":"ref31","first-page":"45","article-title":"Metal gate work function adjustment for future CMOS technology","author":"lu","year":"2001","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2822484"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2953116"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2764511"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2239647"},{"key":"ref34","article-title":"Silicon nanotube MOSFET","author":"tekleab","year":"2014"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref40","first-page":"55","author":"gray","year":"2009","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2975255"},{"key":"ref12","year":"2017","journal-title":"TCAD Sentaurus Version N-2017 09"},{"key":"ref13","year":"2017","journal-title":"Advanced Calibration for Device Simulation User Guide From TCAD Sentaurus Version N-2017 09 Installation"},{"key":"ref14","year":"2017","journal-title":"Three-Dimensional Simulation of 14\/16 nm FinFETs With Round Fin Corners and Tapered Fin Shape From TCAD Sentaurus Version N-2017 09 Installation"},{"key":"ref15","year":"2017","journal-title":"Three-Dimensional Device Simulations of 10 nm FinFETs Using Monte Carlo Model and Drift-Diffusion Model With Ballistic Mobility From TCAD Sentaurus Version N-2017 09 Installation"},{"key":"ref16","year":"2017","journal-title":"Three-Dimensional Simulations of 7 nm Silicon Germanium FinFETs Using Monte Carlo Model and Drift-Diffusion Model With Ballistic Mobility From TCAD Sentaurus Version N-2017 09 Installation"},{"key":"ref17","year":"2017","journal-title":"Three-Dimensional Simulation of Silicon 5 nm Node Nanowires Using the Subband Boltzmann Transport Equation From TCAD Sentaurus Version N-2017 09 Installation"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.5528"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.907553"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-010-0314-y"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268343"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2005184"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2952943"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2310175"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/S0921-5107(99)00118-X"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GAAS.2000.906261"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838516"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2017.2689738"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2020.2971034"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838456"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"2320","DOI":"10.1109\/16.887014","article-title":"FinFET—A self-aligned double-gate MOSFET scalable to 20 nm","volume":"47","author":"hu","year":"2000","journal-title":"IEEE Trans Electron Devices"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2751968"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2971426"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2019.8754400"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2954537"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"2363","DOI":"10.1109\/16.337450","article-title":"on the universality of inversion layer mobility in si mosfet's: part ii-effects of surface orientation","volume":"41","author":"takagi","year":"1994","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2329919"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09049338.pdf?arnumber=9049338","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:57:16Z","timestamp":1642003036000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9049338\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2983724","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}