{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T07:34:51Z","timestamp":1771572891868,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100007136","name":"Spanish Ministerio de Econom\u00eda y Competitividad","doi-asserted-by":"publisher","award":["TEC2016\u201375981\u2013C2\u20132\u2013R"],"award-info":[{"award-number":["TEC2016\u201375981\u2013C2\u20132\u2013R"]}],"id":[{"id":"10.13039\/501100007136","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2991299","type":"journal-article","created":{"date-parts":[[2020,4,29]],"date-time":"2020-04-29T20:54:28Z","timestamp":1588193668000},"page":"81887-81903","source":"Crossref","is-referenced-by-count":28,"title":["An FPGA-Based Architecture for the Versatile Video Coding Multiple Transform Selection Core"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1466-6041","authenticated-orcid":false,"given":"Matias J.","family":"Garrido","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3610-4296","authenticated-orcid":false,"given":"Fernando","family":"Pescador","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0280-3440","authenticated-orcid":false,"given":"Miguel","family":"Chavarrias","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4416-5985","authenticated-orcid":false,"given":"Pedro J.","family":"Lobo","sequence":"additional","affiliation":[]},{"given":"Cesar","family":"Sanz","sequence":"additional","affiliation":[]},{"given":"Pedro","family":"Paz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"2017","journal-title":"Stratix 10 GX\/SX Device Overview"},{"key":"ref32","year":"2017","journal-title":"Ultrascale architecture and product data sheet Overview"},{"key":"ref31","year":"2017","journal-title":"Intel Arria 10 Device Overview"},{"key":"ref30","year":"2020","journal-title":"Intel FPGA Download Center"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-ipr.2014.0277"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2016.12.024"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2017.7952416"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2018.2886736"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2896294"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2017.014862"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2018.2875528"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2934752"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2019.2954749"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2019.2913327"},{"key":"ref28","year":"2020","journal-title":"SoCkit Development Kit Product Description"},{"key":"ref4","author":"britanak","year":"2016","journal-title":"Discrete Cosine and Sine Transforms General Properties Fast Algorithms and Integer Approximations"},{"key":"ref27","year":"2016","journal-title":"Cyclone v Device Overview"},{"key":"ref3","year":"2017","journal-title":"Requirements for a future video coding standard v1"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1196439"},{"key":"ref29","year":"2019","journal-title":"Intel Quartus Prime Standard Edition User Guide"},{"key":"ref5","year":"2019","journal-title":"Versatile Video Coding (Draft 4)"},{"key":"ref8","first-page":"1668","article-title":"High-performance multiplierless transform architecture for HEVC","author":"zhao","year":"2013","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2013.6622742"},{"key":"ref2","year":"2013","journal-title":"High Efficiency Video Coding"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"25","DOI":"10.29292\/jics.v9i1.386","article-title":"Low-cost and high-throughput hardware design for the HEVC 16×16 2-D DCT transform","volume":"9","author":"concei\u00e7\u00e3o","year":"2014","journal-title":"J Integr Circuits Syst"},{"key":"ref1","year":"2019","journal-title":"ISO\/IEC CD 23090-3 Versatile Video Coding"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/53.29648"},{"key":"ref22","year":"2018","journal-title":"Versatile Video Coding (Draft 2)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref24","year":"0","journal-title":"VVC VTM Reference Software"},{"key":"ref23","year":"2019","journal-title":"Algorithm Description for Versatile Video Coding and Test Model 4 (VTM 4)"},{"key":"ref26","year":"2018","journal-title":"JVET Common Test Conditions and Software Reference Configurations for SDR Video"},{"key":"ref25","year":"2020","journal-title":"ModelSim Functional Verification Tool Web"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09081944.pdf?arnumber=9081944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:51:45Z","timestamp":1639770705000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9081944\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2991299","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}