{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:46:24Z","timestamp":1774367184302,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/100004358","name":"Samsung Electronics University Research and Development Program","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2996596","type":"journal-article","created":{"date-parts":[[2020,5,22]],"date-time":"2020-05-22T20:32:50Z","timestamp":1590179570000},"page":"98874-98886","source":"Crossref","is-referenced-by-count":10,"title":["Memory-Aware Fair-Share Scheduling for Improved Performance Isolation in the Linux Kernel"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4790-2258","authenticated-orcid":false,"given":"Jungho","family":"Kim","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3414-4681","authenticated-orcid":false,"given":"Philkyue","family":"Shin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4254-4009","authenticated-orcid":false,"given":"Myungsun","family":"Kim","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8011-7214","authenticated-orcid":false,"given":"Seongsoo","family":"Hong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ETFA.2017.8247615"},{"key":"ref11","first-page":"1","article-title":"Interference evaluation in CPU-GPU heterogeneous computing","author":"wen","year":"2017","journal-title":"Proc IEEE High Perform Extreme Comput Conf (HPEC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1145\/2370816.2370869","article-title":"A Software Memory Partition Approach for Eliminating Bank-Level Interference in Multicore Systems","author":"lei liu","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00019"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542342"},{"key":"ref16","first-page":"55","article-title":"MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms","author":"yun","year":"2013","journal-title":"Proc 12th IEEE Real-Time and Embedded Technol Appl Symp (RTAS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2018.8618555"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736058"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254792"},{"key":"ref28","year":"2020","journal-title":"Deep Learning Based Face Detection Using the YOLOv3 Algorithm"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/spe.2285"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3297663.3310314"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2012.14"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.08.012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2015.10"},{"key":"ref8","author":"brown","year":"2016","journal-title":"Improvements in CPU Frequency Management"},{"key":"ref7","author":"brodowski","year":"2013","journal-title":"CPUFreq Governors"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2015.2461602"},{"key":"ref9","year":"2020","journal-title":"MCFS Implementation Code Cache Contention Generator Code Memory Access Contention Code and QoS Task Launcher Code"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2017.3"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336197"},{"key":"ref22","year":"2019","journal-title":"Xavier series SoC Technical Reference Manual"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.28"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"ref23","year":"2017","journal-title":"ARM Architecture Reference Manual"},{"key":"ref26","year":"2020","journal-title":"SPEC CPU 2017 Utilities"},{"key":"ref25","first-page":"4","article-title":"Completely fair scheduler","volume":"184","author":"pabla","year":"2009","journal-title":"Linux J"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09098957.pdf?arnumber=9098957","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:52:14Z","timestamp":1639770734000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9098957\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2996596","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}