{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T12:55:19Z","timestamp":1783688119553,"version":"3.55.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"DOI":"10.13039\/501100005710","name":"Universiti Teknologi PETRONAS, Malaysia, through the Graduate Assistant (GA) Scheme","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005710","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100005710","name":"Yayasan Universiti Teknologi PETRONAS (YUTP)-Fundamental Research","doi-asserted-by":"publisher","award":["015LC0-245"],"award-info":[{"award-number":["015LC0-245"]}],"id":[{"id":"10.13039\/501100005710","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.2997809","type":"journal-article","created":{"date-parts":[[2020,5,26]],"date-time":"2020-05-26T19:43:53Z","timestamp":1590522233000},"page":"104701-104717","source":"Crossref","is-referenced-by-count":74,"title":["Carbon Nanotube and Resistive Random Access Memory Based Unbalanced Ternary Logic Gates and Basic Arithmetic Circuits"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0223-6434","authenticated-orcid":false,"given":"Furqan","family":"Zahoor","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8157-4000","authenticated-orcid":false,"given":"Tun Zainal Azni","family":"Zulkifli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2514-5703","authenticated-orcid":false,"given":"Farooq Ahmad","family":"Khanday","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9412-5119","authenticated-orcid":false,"given":"Sohiful Anuar","family":"Zainol Murad","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICSTM.2015.7225427"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2017.02.018"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISDCS.2018.8379661"},{"key":"ref32","year":"0","journal-title":"Stanford RRAM model"},{"key":"ref31","year":"0","journal-title":"Stanford CNFET Model"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2004.842068"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052216"},{"key":"ref36","first-page":"604","article-title":"Design of universal logic gates based on CNTFET for binary and ternary logic","volume":"3","author":"tapiawala","year":"2014","journal-title":"Int J Eng Res Technol"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2013.0023"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2010.0340"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2869761"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/s13369-014-1147-y"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.2005.49"},{"key":"ref12","author":"bentley","year":"1982","journal-title":"Writing Efficient Programs"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2909500"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/9781119994374.ch5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.138"},{"key":"ref16","author":"caferra","year":"2013","journal-title":"Writing Efficient Programs"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2016.0443"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1166\/jctn.2010.1517"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2012.2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2017.2788500"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nature22994"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2019.2903567"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8623845"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.mser.2014.06.002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2018.2863378"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2316000"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2036845"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2633460"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1019","DOI":"10.1109\/TNANO.2012.2211614","article-title":"Design of a ternary memory cell using CNTFETs","volume":"11","author":"lin","year":"2012","journal-title":"IEEE Trans Nanotechnol"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2019.2937789"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1080\/00207210701295061"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.104698"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.rser.2018.03.021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236063"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2018.06.011"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-017-0952-4"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028343"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.911051"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2928251"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2018.5036"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SCORED.2019.8896306"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09099815.pdf?arnumber=9099815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T01:09:31Z","timestamp":1641949771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9099815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/access.2020.2997809","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}