{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T15:11:47Z","timestamp":1783091507634,"version":"3.54.6"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"ERC Consolidator Grant Computing Server Architecture with Joint Power and Cooling Integration at the Nanoscale","award":["725657"],"award-info":[{"award-number":["725657"]}]},{"name":"EC H2020 Architecting More Than Moore-Wireless Plasticity for Heterogeneous Massive Computer Architectures","award":["863337"],"award-info":[{"award-number":["863337"]}]},{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche grant R\u00e9seau Neuronal Binaire \u00e0 base d\u2019architecture hybride de m\u00e9moires int\u00e9grant des fonctions de calcul (CMOS\/RRAM) pour la fusion de capteurs","doi-asserted-by":"publisher","award":["ANR-18-CE24-0009"],"award-info":[{"award-number":["ANR-18-CE24-0009"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3000867","type":"journal-article","created":{"date-parts":[[2020,6,8]],"date-time":"2020-06-08T21:26:21Z","timestamp":1591651581000},"page":"109297-109308","source":"Crossref","is-referenced-by-count":13,"title":["Write Termination Circuits for RRAM: A Holistic Approach From Technology to Application Considerations"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8984-9793","authenticated-orcid":false,"given":"Alexandre","family":"Levisse","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marc","family":"Bocquet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Rios","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mouhamad","family":"Alayan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mathieu","family":"Moreau","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Etienne","family":"Nowak","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gabriel","family":"Molas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Elisa","family":"Vianello","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Michel","family":"Portal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351728"},{"key":"ref38","first-page":"159","article-title":"TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing","author":"constantin","year":"2012","journal-title":"Proc IEEE\/IFIP 20th Int Conf VLSI Syst -on-Chip (VLSI-SoC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472601"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247678"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2330200"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724674"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2010.01.001"},{"key":"ref36","first-page":"864","author":"bard","year":"2000","journal-title":"Electrochemical Methods Fundamentals and Applications"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614639"},{"key":"ref34","first-page":"28.2.1","article-title":"A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme","author":"chen","year":"2017","journal-title":"IEDM Tech Dig"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2018.8494247"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995254"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref13","author":"labs","year":"2020","journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-27562-4_3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2296793"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2908967"},{"key":"ref17","first-page":"4","author":"levisse","year":"2019","journal-title":"Functionality Enhanced Memories for Edge-Ai"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2972528"},{"key":"ref19","year":"2020","journal-title":"ARM Neon Technology"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP40776.2020.9054524"},{"key":"ref3","first-page":"235","article-title":"Back-end 3D integration of HfO2-based RRAMs for low-voltage advanced IC digital design","author":"vianello","year":"2013","journal-title":"Int Conf on IC Design and Technology (ICICDT)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353675"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref8","year":"2020","journal-title":"Reram embedded super low-power consumption mcu mn101l"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778129"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2921977"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487708"},{"key":"ref1","author":"reese","year":"2019","journal-title":"Ai at the edge A gigaom research byte"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2877890"},{"key":"ref22","first-page":"214","article-title":"13.3 A 7Mb STT-MRAM in 22FFL FinFET technology with 4 ns read sensing time at 0.9 V using write-verify-write scheme and offset-cancellation sensing technique","author":"wei","year":"2019","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662393"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3097983.3098035"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409671"},{"key":"ref41","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310393"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2805470"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838346"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09110858.pdf?arnumber=9110858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,17]],"date-time":"2021-12-17T19:52:34Z","timestamp":1639770754000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9110858\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3000867","relation":{},"ISSN":["2169-3536"],"issn-type":[{"value":"2169-3536","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}