{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T11:07:28Z","timestamp":1747134448732,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Access"],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/access.2020.3001220","type":"journal-article","created":{"date-parts":[[2020,6,9]],"date-time":"2020-06-09T21:09:41Z","timestamp":1591736981000},"page":"109401-109410","source":"Crossref","is-referenced-by-count":5,"title":["Accelerating Nested Conditionals on CGRA With Tag-Based Full Predication Method"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9870-350X","authenticated-orcid":false,"given":"Jiang","family":"Sha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4490-3135","authenticated-orcid":false,"given":"Wenbo","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2736-4635","authenticated-orcid":false,"given":"Yu","family":"Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingying","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2459316.2459319"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681452"},{"key":"ref14","first-page":"1367","article-title":"State-based full predication for low power coarse-grained reconfigurable architecture","author":"han","year":"2012","journal-title":"Proc DATE"},{"key":"ref15","first-page":"187","article-title":"Colt: An experiment in wormhole run-time reconfiguration","volume":"2914","author":"bittner","year":"1996","journal-title":"Proc SPIE Int Soc Opt Eng"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980156"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"507","DOI":"10.1109\/TVLSI.2015.2474129","article-title":"Improving nested loop pipelining on coarse-grained reconfigurable architectures","volume":"24","author":"yin","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2531678"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2002.1016554"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.41"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024499601571"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2361206"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2870273"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27776-7_36"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CANDAR.2016.0040"},{"key":"ref8","first-page":"1","article-title":"Branch-aware loop mapping on CGRAs","author":"hamzeh","year":"2014","journal-title":"Proc DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342170"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372624"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2016.7818353"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488757"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.321"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858308"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115363"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref25","first-page":"1","article-title":"Modulo scheduling for loops with conditional branches onto coarse-grained reconfigurable architectures","author":"gnanaolivu","year":"2010","journal-title":"Proc NECEC"}],"container-title":["IEEE Access"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6287639\/8948470\/09112143.pdf?arnumber=9112143","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T01:08:34Z","timestamp":1641949714000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9112143\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/access.2020.3001220","relation":{},"ISSN":["2169-3536"],"issn-type":[{"type":"electronic","value":"2169-3536"}],"subject":[],"published":{"date-parts":[[2020]]}}}